drm/amd/display: Clean FPGA code in dc[Why]Drop dead code for Linux.[How]Remove all IS_FPGA_MAXIMUS_DC and IS_DIAG_DCReviewed-by: Ariel Bernstein <eric.bernstein@amd.com>Acked-by: Tom Chung
drm/amd/display: Clean FPGA code in dc[Why]Drop dead code for Linux.[How]Remove all IS_FPGA_MAXIMUS_DC and IS_DIAG_DCReviewed-by: Ariel Bernstein <eric.bernstein@amd.com>Acked-by: Tom Chung <chiahsuan.chung@amd.com>Signed-off-by: Qingqing Zhuo <qingqing.zhuo@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
show more ...
drm/amd/display: correct asic type check V2Check chip family also to avoid wrong identification.V2: use the correct macro without AMDGPU prefixSigned-off-by: Evan Quan <evan.quan@amd.com>Revie
drm/amd/display: correct asic type check V2Check chip family also to avoid wrong identification.V2: use the correct macro without AMDGPU prefixSigned-off-by: Evan Quan <evan.quan@amd.com>Reviewed-by: Alex Deucher <alexander.deucher@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Avoid set zero in the requested clk[Why]Sometimes CRTCs can be disabled due to display unplugging or temporarilytransition in the userspace; in these circumstances, DCE tries to
drm/amd/display: Avoid set zero in the requested clk[Why]Sometimes CRTCs can be disabled due to display unplugging or temporarilytransition in the userspace; in these circumstances, DCE tries to setthe minimum clock threshold. When we have this situation, the functionbw_calcs is invoked with number_of_displays set to zero, making DCE setdispclk_khz and sclk_khz to zero. For these reasons, we have seen someATOM bios errors that look like:[drm:atom_op_jump [amdgpu]] *ERROR* atombios stuck in loop for more than5secs aborting[drm:amdgpu_atom_execute_table_locked [amdgpu]] *ERROR* atombios stuckexecuting EA8A (len 761, WS 0, PS 0) @ 0xEABA[How]This error happens due to an attempt to optimize the bandwidth using thesclk, and the dispclk clock set to zero. Technically we handle this inthe function dce112_set_clock, but we are not considering the case thatthis value is set to zero. This commit fixes this issue by ensuring thatwe never set a minimum value below the minimum clock threshold.Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>Acked-by: Eryk Brol <eryk.brol@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: rename core_dc to dc[Why]First, to make code more consistentSecond, to get rid of those scenario where we create a secondlocal pointer to dc when it's already passed in.[How]
drm/amd/display: rename core_dc to dc[Why]First, to make code more consistentSecond, to get rid of those scenario where we create a secondlocal pointer to dc when it's already passed in.[How]Rename core_dc to dcRemove duplicate local pointers to dcSigned-off-by: Anthony Koo <Anthony.Koo@amd.com>Reviewed-by: Aric Cyr <Aric.Cyr@amd.com>Acked-by: Leo Li <sunpeng.li@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: move dispclk vco freq to clk mgr baseThis value will be needed by dml and therefore should be externallyaccessible.Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
drm/amd/display: move dispclk vco freq to clk mgr baseThis value will be needed by dml and therefore should be externallyaccessible.Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>Reviewed-by: Nevenko Stupar <Nevenko.Stupar@amd.com>Acked-by: Leo Li <sunpeng.li@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Copy max_clks_by_state after dce_clk_mgr_construct[Why]For DCE110, DCE112 and DCE120 the max_clks_by_state for the clk_mgr arecopied from their respective table before the call t
drm/amd/display: Copy max_clks_by_state after dce_clk_mgr_construct[Why]For DCE110, DCE112 and DCE120 the max_clks_by_state for the clk_mgr arecopied from their respective table before the call todce_clk_mgr_construct, but then dce_clk_mgr_construct overwritesthese with the dce80_max_clks_by_state.[How]Copy these after we call dce_clk_mgr_construct so we're using theright tables.Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>Reviewed-by: David Francis <David.Francis@amd.com>Acked-by: Leo Li <sunpeng.li@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: move clk_mgr files to right place[Why]Better organization[How]Move clk_mgr files under dc/clk_mgrSigned-off-by: Eric Yang <Eric.Yang2@amd.com>Reviewed-by: Yongqiang Sun <yon
drm/amd/display: move clk_mgr files to right place[Why]Better organization[How]Move clk_mgr files under dc/clk_mgrSigned-off-by: Eric Yang <Eric.Yang2@amd.com>Reviewed-by: Yongqiang Sun <yongqiang.sun@amd.com>Acked-by: Leo Li <sunpeng.li@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>