Home
last modified time | relevance | path

Searched refs:WREG32 (Results 1 – 25 of 175) sorted by relevance

1234567

/openbmc/linux/drivers/accel/habanalabs/goya/
H A Dgoya_security.c23 WREG32(pb_addr, 0); in goya_pb_set_block()
81 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
104 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
128 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
160 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
180 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
194 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
210 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
228 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
251 WREG32(pb_addr + word_offset, ~mask); in goya_init_mme_protection_bits()
[all …]
H A Dgoya_coresight.c340 WREG32(base_reg + 0x20, 0); in goya_config_etf()
352 WREG32(base_reg + 0x20, 1); in goya_config_etf()
354 WREG32(base_reg + 0x34, 0); in goya_config_etf()
355 WREG32(base_reg + 0x28, 0); in goya_config_etf()
409 WREG32(mmPSOC_ETR_CTL, 0); in goya_config_etr()
441 WREG32(mmPSOC_ETR_DBALO, in goya_config_etr()
443 WREG32(mmPSOC_ETR_DBAHI, in goya_config_etr()
445 WREG32(mmPSOC_ETR_FFCR, 3); in goya_config_etr()
447 WREG32(mmPSOC_ETR_CTL, 1); in goya_config_etr()
453 WREG32(mmPSOC_ETR_PSCR, 0); in goya_config_etr()
[all …]
H A Dgoya.c1355 WREG32(mmCPU_CQ_BASE_ADDR_LOW, in goya_init_cpu_queues()
1365 WREG32(mmCPU_EQ_CI, 0); in goya_init_cpu_queues()
1367 WREG32(mmCPU_IF_PF_PQ_PI, 0); in goya_init_cpu_queues()
1598 WREG32(mmMME_AGU, 0x0f0f0f10); in goya_init_golden_registers()
1599 WREG32(mmMME_SEI_MASK, ~0x0); in goya_init_golden_registers()
1853 WREG32(mmMME_QM_PQ_PI, 0); in goya_init_mme_qman()
1854 WREG32(mmMME_QM_PQ_CI, 0); in goya_init_mme_qman()
2072 WREG32(mmMME_QM_GLBL_CFG0, 0); in goya_disable_internal_queues()
2704 WREG32(mmMMU_MMU_ENABLE, 1); in goya_mmu_init()
2705 WREG32(mmMMU_SPI_MASK, 0xF); in goya_mmu_init()
[all …]
/openbmc/linux/drivers/gpu/drm/radeon/
H A Drv515.c204 WREG32(MC_IND_INDEX, 0); in rv515_mc_rreg()
216 WREG32(MC_IND_DATA, (v)); in rv515_mc_wreg()
217 WREG32(MC_IND_INDEX, 0); in rv515_mc_wreg()
692 WREG32(index_reg, 0x0); in atom_rv515_force_tv_scaler()
694 WREG32(index_reg, 0x1); in atom_rv515_force_tv_scaler()
696 WREG32(index_reg, 0x2); in atom_rv515_force_tv_scaler()
698 WREG32(index_reg, 0x100); in atom_rv515_force_tv_scaler()
700 WREG32(index_reg, 0x101); in atom_rv515_force_tv_scaler()
702 WREG32(index_reg, 0x102); in atom_rv515_force_tv_scaler()
704 WREG32(index_reg, 0x200); in atom_rv515_force_tv_scaler()
[all …]
H A Dradeon_bios.c279 WREG32(AVIVO_D1VGA_CONTROL, in ni_read_disabled_bios()
282 WREG32(AVIVO_D2VGA_CONTROL, in ni_read_disabled_bios()
327 WREG32(AVIVO_D1VGA_CONTROL, in r700_read_disabled_bios()
330 WREG32(AVIVO_D2VGA_CONTROL, in r700_read_disabled_bios()
406 WREG32(AVIVO_D1VGA_CONTROL, in r600_read_disabled_bios()
409 WREG32(AVIVO_D2VGA_CONTROL, in r600_read_disabled_bios()
415 WREG32(R600_ROM_CNTL, in r600_read_disabled_bios()
472 WREG32(RADEON_SEPROM_CNTL1, in avivo_read_disabled_bios()
486 WREG32(AVIVO_D1VGA_CONTROL, in avivo_read_disabled_bios()
489 WREG32(AVIVO_D2VGA_CONTROL, in avivo_read_disabled_bios()
[all …]
H A Dvce_v2_0.c46 WREG32(VCE_CLOCK_GATING_B, tmp); in vce_v2_0_set_sw_cg()
56 WREG32(VCE_CGTT_CLK_OVERRIDE, 0); in vce_v2_0_set_sw_cg()
61 WREG32(VCE_CLOCK_GATING_B, tmp); in vce_v2_0_set_sw_cg()
86 WREG32(VCE_CLOCK_GATING_B, tmp); in vce_v2_0_set_dyn_cg()
105 WREG32(VCE_CGTT_CLK_OVERRIDE, 7); in vce_v2_0_disable_cg()
139 WREG32(VCE_CLOCK_GATING_A, tmp); in vce_v2_0_init_cg()
149 WREG32(VCE_CLOCK_GATING_B, tmp); in vce_v2_0_init_cg()
166 WREG32(VCE_CLOCK_GATING_B, 0xf7); in vce_v2_0_resume()
170 WREG32(VCE_LMI_SWAP_CNTL, 0); in vce_v2_0_resume()
171 WREG32(VCE_LMI_SWAP_CNTL1, 0); in vce_v2_0_resume()
[all …]
H A Drv770.c910 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_enable()
956 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_disable()
987 WREG32(VM_L2_CNTL2, 0); in rv770_agp_enable()
1085 WREG32(SCRATCH_UMSK, 0); in r700_cp_stop()
1098 WREG32(CP_RB_CNTL, in rv770_cp_load_microcode()
1565 WREG32(VGT_GS_PER_VS, 2); in rv770_gpu_init()
1570 WREG32(VGT_STRMOUT_EN, 0); in rv770_gpu_init()
1571 WREG32(SX_MISC, 0); in rv770_gpu_init()
1577 WREG32(SPI_INPUT_Z, 0); in rv770_gpu_init()
1591 WREG32(TCP_CNTL, 0); in rv770_gpu_init()
[all …]
H A Duvd_v1_0.c217 WREG32(MC_CONFIG, 0); in uvd_v1_0_init()
218 WREG32(MC_CONFIG, 1 << 4); in uvd_v1_0_init()
220 WREG32(MC_CONFIG, 0x1f); in uvd_v1_0_init()
274 WREG32(UVD_CGC_GATE, 0); in uvd_v1_0_start()
307 WREG32(UVD_MPC_SET_MUXA1, 0x0); in uvd_v1_0_start()
309 WREG32(UVD_MPC_SET_MUXB1, 0x0); in uvd_v1_0_start()
310 WREG32(UVD_MPC_SET_ALU, 0); in uvd_v1_0_start()
311 WREG32(UVD_MPC_SET_MUX, 0x88); in uvd_v1_0_start()
326 WREG32(UVD_SOFT_RESET, 0); in uvd_v1_0_start()
368 WREG32(UVD_RBC_RB_RPTR, 0x0); in uvd_v1_0_start()
[all …]
H A Dvce_v1_0.c98 WREG32(VCE_RB_WPTR, ring->wptr); in vce_v1_0_set_wptr()
110 WREG32(VCE_CLOCK_GATING_A, tmp); in vce_v1_0_enable_mgcg()
123 WREG32(VCE_CLOCK_GATING_A, tmp); in vce_v1_0_enable_mgcg()
142 WREG32(VCE_CLOCK_GATING_A, tmp); in vce_v1_0_init_cg()
147 WREG32(VCE_CLOCK_GATING_B, tmp); in vce_v1_0_init_cg()
225 WREG32(VCE_CLOCK_GATING_B, 0); in vce_v1_0_resume()
231 WREG32(VCE_LMI_SWAP_CNTL, 0); in vce_v1_0_resume()
232 WREG32(VCE_LMI_SWAP_CNTL1, 0); in vce_v1_0_resume()
233 WREG32(VCE_LMI_VM_CTRL, 0); in vce_v1_0_resume()
298 WREG32(VCE_RB_RPTR, ring->wptr); in vce_v1_0_start()
[all …]
H A Dr600.c1089 WREG32(HDP_DEBUG1, 0); in r600_pcie_gart_tlb_flush()
1704 WREG32(RLC_CNTL, 0); in r600_gpu_soft_reset()
1836 WREG32(RLC_CNTL, 0); in r600_gpu_pci_config_reset()
1859 WREG32(BUS_CNTL, tmp); in r600_gpu_pci_config_reset()
2173 WREG32(DB_DEBUG, 0); in r600_gpu_init()
2338 WREG32(SX_MISC, 0); in r600_gpu_init()
2375 WREG32(TC_CNTL, tmp); in r600_gpu_init()
2382 WREG32(ARB_POP, tmp); in r600_gpu_init()
2388 WREG32(VC_ENHANCE, 0); in r600_gpu_init()
2654 WREG32(CP_RB_CNTL, in r600_cp_load_microcode()
[all …]
H A Dradeon_i2c.c131 WREG32(rec->a_clk_reg, temp); in pre_xfer()
134 WREG32(rec->a_data_reg, temp); in pre_xfer()
138 WREG32(rec->en_clk_reg, temp); in pre_xfer()
213 WREG32(rec->en_clk_reg, val); in set_clock()
466 WREG32(i2c_data, 0); in r100_hw_i2c_xfer()
471 WREG32(i2c_cntl_0, reg); in r100_hw_i2c_xfer()
531 WREG32(i2c_cntl_0, reg); in r100_hw_i2c_xfer()
552 WREG32(i2c_cntl_0, 0); in r100_hw_i2c_xfer()
553 WREG32(i2c_cntl_1, 0); in r100_hw_i2c_xfer()
606 WREG32(rec->a_clk_reg, tmp); in r500_hw_i2c_xfer()
[all …]
H A Dni.c65 WREG32(TN_SMC_IND_DATA_0, (v)); in tn_smc_wreg()
1001 WREG32(SRBM_INT_CNTL, 0x1); in cayman_gpu_init()
1002 WREG32(SRBM_INT_ACK, 0x1); in cayman_gpu_init()
1194 WREG32(CP_PERFMON_CNTL, 0); in cayman_gpu_init()
1301 WREG32(0x15D4, 0); in cayman_pcie_gart_enable()
1302 WREG32(0x15D8, 0); in cayman_pcie_gart_enable()
1303 WREG32(0x15DC, 0); in cayman_pcie_gart_enable()
1366 WREG32(VM_L2_CNTL2, 0); in cayman_pcie_gart_disable()
1451 WREG32(CP_ME_CNTL, 0); in cayman_cp_enable()
1456 WREG32(SCRATCH_UMSK, 0); in cayman_cp_enable()
[all …]
H A Devergreen_hdmi.c65 WREG32(AZ_HOT_PLUG_CONTROL, tmp); in dce4_audio_enable()
214 WREG32(AFMT_AVI_INFO0 + offset, in evergreen_set_avi_packet()
216 WREG32(AFMT_AVI_INFO1 + offset, in evergreen_set_avi_packet()
218 WREG32(AFMT_AVI_INFO2 + offset, in evergreen_set_avi_packet()
220 WREG32(AFMT_AVI_INFO3 + offset, in evergreen_set_avi_packet()
253 WREG32(DCCG_AUDIO_DTO0_CNTL, value); in dce4_hdmi_audio_set_dto()
278 WREG32(DCCG_AUDIO_DTO1_CNTL, value); in dce4_dp_audio_set_dto()
352 WREG32(HDMI_CONTROL + offset, val); in dce4_hdmi_set_color_depth()
363 WREG32(AFMT_60958_0 + offset, in dce4_set_audio_packet()
366 WREG32(AFMT_60958_1 + offset, in dce4_set_audio_packet()
[all …]
H A Devergreen.c2415 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_enable()
2468 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_disable()
2498 WREG32(VM_L2_CNTL2, 0); in evergreen_agp_enable()
2739 WREG32(BIF_FB_EN, 0); in evergreen_mc_stop()
2976 WREG32(CP_RB_CNTL, in evergreen_cp_load_microcode()
3104 WREG32(CP_RB_RPTR_ADDR, in evergreen_cp_resume()
3695 WREG32(i, 0); in evergreen_gpu_init()
3697 WREG32(i, 0); in evergreen_gpu_init()
4380 WREG32(RLC_CNTL, mask); in evergreen_rlc_start()
4393 WREG32(RLC_HB_CNTL, 0); in evergreen_rlc_resume()
[all …]
H A Dradeon_legacy_encoders.c681 WREG32(RADEON_DAC_EXT_CNTL, tmp); in radeon_legacy_primary_dac_detect()
685 WREG32(RADEON_DAC_CNTL, tmp); in radeon_legacy_primary_dac_detect()
1320 WREG32(RADEON_CRTC2_GEN_CNTL, in r300_legacy_tv_detect()
1327 WREG32(RADEON_DAC_EXT_CNTL, in r300_legacy_tv_detect()
1333 WREG32(RADEON_TV_DAC_CNTL, in r300_legacy_tv_detect()
1341 WREG32(RADEON_TV_DAC_CNTL, in r300_legacy_tv_detect()
1389 WREG32(RADEON_DAC_CNTL2, tmp); in radeon_legacy_tv_detect()
1408 WREG32(RADEON_TV_DAC_CNTL, tmp); in radeon_legacy_tv_detect()
1465 WREG32(RADEON_GPIO_MONID, tmp); in radeon_legacy_ext_dac_detect()
1622 WREG32(RADEON_TV_DAC_CNTL, tmp); in radeon_legacy_tv_dac_detect()
[all …]
H A Dcik.c243 WREG32(PCIE_INDEX, reg); in cik_pciep_rreg()
255 WREG32(PCIE_INDEX, reg); in cik_pciep_wreg()
257 WREG32(PCIE_DATA, v); in cik_pciep_wreg()
3358 WREG32(SQ_CONFIG, 1); in cik_gpu_init()
3360 WREG32(DB_DEBUG, 0); in cik_gpu_init()
3385 WREG32(SQ_CONFIG, 0); in cik_gpu_init()
5459 WREG32(0x15D4, 0); in cik_pcie_gart_enable()
5460 WREG32(0x15D8, 0); in cik_pcie_gart_enable()
5461 WREG32(0x15DC, 0); in cik_pcie_gart_enable()
5556 WREG32(VM_L2_CNTL, in cik_pcie_gart_disable()
[all …]
/openbmc/linux/drivers/accel/habanalabs/gaudi/
H A Dgaudi_coresight.c507 WREG32(base_reg + 0x20, 0); in gaudi_config_etf()
519 WREG32(base_reg + 0x20, 1); in gaudi_config_etf()
521 WREG32(base_reg + 0x34, 0); in gaudi_config_etf()
522 WREG32(base_reg + 0x28, 0); in gaudi_config_etf()
603 WREG32(mmPSOC_ETR_CTL, 0); in gaudi_config_etr()
648 WREG32(mmPSOC_ETR_DBALO, in gaudi_config_etr()
650 WREG32(mmPSOC_ETR_DBAHI, in gaudi_config_etr()
652 WREG32(mmPSOC_ETR_FFCR, 3); in gaudi_config_etr()
654 WREG32(mmPSOC_ETR_CTL, 1); in gaudi_config_etr()
660 WREG32(mmPSOC_ETR_PSCR, 0); in gaudi_config_etr()
[all …]
H A Dgaudi.c3424 WREG32(mmNIC0_QM0_GLBL_CFG1, in gaudi_stop_nic_qmans()
3430 WREG32(mmNIC0_QM1_GLBL_CFG1, in gaudi_stop_nic_qmans()
3436 WREG32(mmNIC1_QM0_GLBL_CFG1, in gaudi_stop_nic_qmans()
3859 WREG32(irq_handler_offset, in gaudi_init_cpu_queues()
4050 WREG32(irq_handler_offset, in gaudi_hw_fini()
4521 WREG32(irq_handler_offset, in gaudi_ring_doorbell()
7918 WREG32(mmSTLB_INV_PS, 3); in gaudi_mmu_invalidate_cache()
7920 WREG32(mmSTLB_INV_PS, 2); in gaudi_mmu_invalidate_cache()
7930 WREG32(mmSTLB_INV_SET, 0); in gaudi_mmu_invalidate_cache()
7955 WREG32(MMU_ASID, asid); in gaudi_mmu_update_asid_hop0_addr()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgmc_v6_0.c73 WREG32(mmBIF_FB_EN, 0); in gmc_v6_0_mc_stop()
95 WREG32(mmBIF_FB_EN, tmp); in gmc_v6_0_mc_resume()
484 WREG32(mmVM_L2_CNTL, in gmc_v6_0_gart_enable()
491 WREG32(mmVM_L2_CNTL2, in gmc_v6_0_gart_enable()
496 WREG32(mmVM_L2_CNTL3, in gmc_v6_0_gart_enable()
512 WREG32(0x575, 0); in gmc_v6_0_gart_enable()
513 WREG32(0x576, 0); in gmc_v6_0_gart_enable()
514 WREG32(0x577, 0); in gmc_v6_0_gart_enable()
591 WREG32(mmVM_L2_CNTL, in gmc_v6_0_gart_disable()
596 WREG32(mmVM_L2_CNTL2, 0); in gmc_v6_0_gart_disable()
[all …]
H A Dgmc_v8_0.c179 WREG32(mmBIF_FB_EN, 0); in gmc_v8_0_mc_stop()
200 WREG32(mmBIF_FB_EN, tmp); in gmc_v8_0_mc_resume()
782 WREG32(mmVM_PRT_CNTL, tmp); in gmc_v8_0_set_prt()
850 WREG32(mmVM_L2_CNTL, tmp); in gmc_v8_0_gart_enable()
854 WREG32(mmVM_L2_CNTL2, tmp); in gmc_v8_0_gart_enable()
979 WREG32(mmVM_L2_CNTL, tmp); in gmc_v8_0_gart_disable()
980 WREG32(mmVM_L2_CNTL2, 0); in gmc_v8_0_gart_disable()
1531 WREG32(mmVM_L2_CG, data); in fiji_update_mc_medium_grain_clock_gating()
1567 WREG32(mmVM_L2_CG, data); in fiji_update_mc_medium_grain_clock_gating()
1611 WREG32(mmVM_L2_CG, data); in fiji_update_mc_light_sleep()
[all …]
H A Dvce_v3_0.c185 WREG32(mmVCE_CLOCK_GATING_B, data); in vce_v3_0_set_vce_sw_clock_gating()
211 WREG32(mmVCE_CLOCK_GATING_B, data); in vce_v3_0_set_vce_sw_clock_gating()
351 WREG32(mmVCE_STATUS, 0); in vce_v3_0_stop()
559 WREG32(mmVCE_CLOCK_GATING_B, 0x1FF); in vce_v3_0_mc_resume()
561 WREG32(mmVCE_LMI_CTRL, 0x00398000); in vce_v3_0_mc_resume()
563 WREG32(mmVCE_LMI_SWAP_CNTL, 0); in vce_v3_0_mc_resume()
564 WREG32(mmVCE_LMI_SWAP_CNTL1, 0); in vce_v3_0_mc_resume()
565 WREG32(mmVCE_LMI_VM_CTRL, 0); in vce_v3_0_mc_resume()
577 WREG32(mmVCE_VCPU_CACHE_SIZE0, size); in vce_v3_0_mc_resume()
688 WREG32(mmSRBM_SOFT_RESET, tmp); in vce_v3_0_soft_reset()
[all …]
H A Dvce_v2_0.c144 WREG32(mmVCE_CGTT_CLK_OVERRIDE, 7); in vce_v2_0_disable_cg()
155 WREG32(mmVCE_CLOCK_GATING_A, tmp); in vce_v2_0_init_cg()
165 WREG32(mmVCE_CLOCK_GATING_B, tmp); in vce_v2_0_init_cg()
175 WREG32(mmVCE_CLOCK_GATING_B, 0xf7); in vce_v2_0_mc_resume()
177 WREG32(mmVCE_LMI_CTRL, 0x00398000); in vce_v2_0_mc_resume()
179 WREG32(mmVCE_LMI_SWAP_CNTL, 0); in vce_v2_0_mc_resume()
180 WREG32(mmVCE_LMI_SWAP_CNTL1, 0); in vce_v2_0_mc_resume()
181 WREG32(mmVCE_LMI_VM_CTRL, 0); in vce_v2_0_mc_resume()
305 WREG32(mmVCE_STATUS, 0); in vce_v2_0_stop()
317 WREG32(mmVCE_CLOCK_GATING_B, tmp); in vce_v2_0_set_sw_cg()
[all …]
H A Dgmc_v7_0.c97 WREG32(mmBIF_FB_EN, 0); in gmc_v7_0_mc_stop()
118 WREG32(mmBIF_FB_EN, tmp); in gmc_v7_0_mc_resume()
290 WREG32(mmMC_VM_AGP_BASE, 0); in gmc_v7_0_mc_program()
567 WREG32(mmVM_PRT_CNTL, tmp); in gmc_v7_0_set_prt()
635 WREG32(mmVM_L2_CNTL, tmp); in gmc_v7_0_gart_enable()
638 WREG32(mmVM_L2_CNTL2, tmp); in gmc_v7_0_gart_enable()
659 WREG32(0x575, 0); in gmc_v7_0_gart_enable()
660 WREG32(0x576, 0); in gmc_v7_0_gart_enable()
661 WREG32(0x577, 0); in gmc_v7_0_gart_enable()
747 WREG32(mmVM_L2_CNTL, tmp); in gmc_v7_0_gart_disable()
[all …]
H A Duvd_v5_0.c367 WREG32(mmUVD_MPC_SET_ALU, 0); in uvd_v5_0_start()
368 WREG32(mmUVD_MPC_SET_MUX, 0x88); in uvd_v5_0_start()
381 WREG32(mmUVD_SOFT_RESET, 0); in uvd_v5_0_start()
424 WREG32(mmUVD_RBC_RB_CNTL, tmp); in uvd_v5_0_start()
439 WREG32(mmUVD_RBC_RB_RPTR, 0); in uvd_v5_0_start()
470 WREG32(mmUVD_VCPU_CNTL, 0x0); in uvd_v5_0_stop()
475 WREG32(mmUVD_STATUS, 0); in uvd_v5_0_stop()
672 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating()
718 WREG32(mmUVD_CGC_CTRL, data); in uvd_v5_0_set_sw_clock_gating()
758 WREG32(mmUVD_CGC_GATE, data);
[all …]
H A Damdgpu_amdkfd_gfx_v8.c48 WREG32(mmSRBM_GFX_CNTL, value); in lock_srbm()
53 WREG32(mmSRBM_GFX_CNTL, 0); in unlock_srbm()
79 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
82 WREG32(mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
180 WREG32(mmRLC_CP_SCHEDULERS, value); in kgd_hqd_load()
208 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, data); in kgd_hqd_load()
221 WREG32(mmCP_HQD_ACTIVE, data); in kgd_hqd_load()
476 WREG32(mmCP_HQD_DEQUEUE_REQUEST, type); in kgd_hqd_destroy()
550 WREG32(mmGRBM_GFX_INDEX, gfx_index_val); in kgd_wave_control_execute()
551 WREG32(mmSQ_CMD, sq_cmd); in kgd_wave_control_execute()
[all …]

1234567