ntb: epf: Remove redundant pci_clear_masterRemove pci_clear_master to simplify the code,the bus-mastering is also cleared in do_pci_disable_device,like this:./drivers/pci/pci.c:2197static void
ntb: epf: Remove redundant pci_clear_masterRemove pci_clear_master to simplify the code,the bus-mastering is also cleared in do_pci_disable_device,like this:./drivers/pci/pci.c:2197static void do_pci_disable_device(struct pci_dev *dev){ u16 pci_command; pci_read_config_word(dev, PCI_COMMAND, &pci_command); if (pci_command & PCI_COMMAND_MASTER) { pci_command &= ~PCI_COMMAND_MASTER; pci_write_config_word(dev, PCI_COMMAND, pci_command); } pcibios_disable_device(dev);}.And dev->is_busmaster is set to 0 in pci_disable_device.Signed-off-by: Cai Huoqing <cai.huoqing@linux.dev>Signed-off-by: Jon Mason <jdmason@kudzu.us>
show more ...
NTB: epf: Allow more flexibility in the memory BAR map methodSupport the below BAR configuration methods for epf NTB.BAR 0: config and scratchpadBAR 2: doorbellBAR 4: memory map windowsSet di
NTB: epf: Allow more flexibility in the memory BAR map methodSupport the below BAR configuration methods for epf NTB.BAR 0: config and scratchpadBAR 2: doorbellBAR 4: memory map windowsSet difference BAR number information into struct ntb_epf_data. So differenceVID/PID can choose different BAR configurations. There are differenceBAR map method between epf NTB and epf vNTB Endpoint function.Signed-off-by: Frank Li <Frank.Li@nxp.com>Signed-off-by: Jon Mason <jdmason@kudzu.us>
NTB: Add support for EPF PCI Non-Transparent BridgeAdd support for EPF PCI Non-Transparent Bridge (NTB) devices. This driveris platform independent and may be used by any platform that has multip
NTB: Add support for EPF PCI Non-Transparent BridgeAdd support for EPF PCI Non-Transparent Bridge (NTB) devices. This driveris platform independent and may be used by any platform that has multiplePCI endpoint instances configured using the pci-epf-ntb driver. The driverconnnects to the standard NTB subsystem interface. The EPF NTB device has aconfigurable number of memory windows (max 4), a configurable number ofdoorbells (max 32), and a configurable number of scratch-pad registers.Link: https://lore.kernel.org/r/20210201195809.7342-16-kishon@ti.comSigned-off-by: Kishon Vijay Abraham I <kishon@ti.com>Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>Reviewed-by: Dave Jiang <dave.jiang@intel.com>