Home
last modified time | relevance | path

Searched refs:trc (Results 1 – 25 of 35) sorted by relevance

12

/openbmc/u-boot/board/work-microwave/work_92105/
H A Dwork_92105_spl.c27 .trc = 13888888,
47 .trc = 14814814,
/openbmc/u-boot/drivers/ddr/fsl/
H A Dddr2_dimm_params.c114 compute_trc_ps_from_spd(unsigned char trctrfc_ext, unsigned char trc) in compute_trc_ps_from_spd() argument
116 return trc * 1000 + byte40_table_ps[(trctrfc_ext >> 4) & 0x7]; in compute_trc_ps_from_spd()
314 pdimm->trc_ps = compute_trc_ps_from_spd(spd->trctrfc_ext, spd->trc); in ddr_compute_dimm_parameters()
H A Dddr1_dimm_params.c115 compute_trc_ps_from_spd(unsigned char trctrfc_ext, unsigned char trc) in compute_trc_ps_from_spd() argument
117 return trc * 1000 + byte40_table_ps[(trctrfc_ext >> 4) & 0x7]; in compute_trc_ps_from_spd()
315 pdimm->trc_ps = compute_trc_ps_from_spd(0, spd->trc); in ddr_compute_dimm_parameters()
/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A Dddr2_v3s.c14 u8 trc = ns_to_t(65); in mctl_set_timing_params() local
57 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
H A Dddr3_1333.c14 u8 trc = ns_to_t(53); in mctl_set_timing_params() local
60 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
H A Dlpddr3_stock.c14 u8 trc = ns_to_t(70); in mctl_set_timing_params() local
56 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
/openbmc/u-boot/board/timll/devkit3250/
H A Ddevkit3250_spl.c34 .trc = 15384616,
/openbmc/u-boot/include/
H A Dspd.h56 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
H A Dddr_spd.h52 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
120 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
/openbmc/u-boot/drivers/ram/
H A Dstm32_sdram.c123 u8 trc; member
199 | timing->trc << FMC_SDTR_TRC_SHIFT in stm32_sdram_init()
209 | timing->trc << FMC_SDTR_TRC_SHIFT in stm32_sdram_init()
/openbmc/u-boot/arch/arm/include/asm/arch-vf610/
H A Dddrmc-vf610.h19 u8 trc; member
/openbmc/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dsdram.h57 u32 trc; member
H A Dsdram_rk3036.h54 u32 trc; member
251 u32 trc; member
H A Dsdram_rk322x.h90 u32 trc; member
216 u32 trc; member
H A Dddr_rk3368.h58 u32 trc; member
/openbmc/u-boot/arch/arm/cpu/arm926ejs/lpc32xx/
H A Ddram.c45 writel((ck / dram->trc) & 0x0000001F, &emc->t_rc); in ddr_init()
/openbmc/u-boot/arch/arm/include/asm/arch-lpc32xx/
H A Demc.h88 u32 trc; member
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a83t.c96 u8 trc = ns_to_t(53); in auto_set_timing_para() local
148 trc = ns_to_t(70); in auto_set_timing_para()
172 reg_val = (txp << 16) | (trtp << 8) | (trc << 0); in auto_set_timing_para()
H A Ddram_sun8i_a33.c96 u8 trc = ns_to_t(53); in auto_set_timing_para() local
140 reg_val = (txp << 16) | (trtp << 8) | (trc << 0); in auto_set_timing_para()
H A Ddram_sun50i_h6.c190 u8 trc = ns_to_t(70); in mctl_set_timing_lpddr3() local
246 writel((txp << 16) | (trtp << 8) | trc, &mctl_ctl->dramtmg[1]); in mctl_set_timing_lpddr3()
275 writel((trc << 17) | (trcd << 9) | (twtr << 1), &mctl_phy->dtpr[5]); in mctl_set_timing_lpddr3()
/openbmc/u-boot/arch/arm/include/asm/arch-omap3/
H A Dmem.h66 #define ACTIM_CTRLA(trfc, trc, tras, trp, trcd, trrd, tdpl, tdal) \ argument
68 ACTIM_CTRLA_TRC(trc) | \
/openbmc/u-boot/doc/device-tree-bindings/memory-controllers/
H A Dst,stm32-fmc.txt22 trc
/openbmc/u-boot/board/phytec/pcm052/
H A Dpcm052.c215 .trc = 6, in dram_init()
270 .trc = 6, in dram_init()
/openbmc/u-boot/arch/arm/dts/
H A Dkeystone-clocks.dtsi199 clock-output-names = "debugss-trc";
209 clock-output-names = "tetb-trc";
/openbmc/u-boot/arch/arm/mach-imx/
H A Dddrmc-vf610.c126 writel(DDRMC_CR13_TRC(timings->trc) | DDRMC_CR13_TRRD(timings->trrd) | in ddrmc_ctrl_init_ddr3()

12