/openbmc/linux/drivers/gpu/drm/msm/adreno/ |
H A D | a6xx_gmu.c | 112 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_set_freq() local 127 gmu->freq = gmu->gpu_freqs[perf_index]; in a6xx_gmu_set_freq() 172 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_get_freq() local 945 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_resume() local 1102 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_stop() local 1485 free_irq(gmu->gmu_irq, gmu); in a6xx_gmu_remove() 1486 free_irq(gmu->hfi_irq, gmu); in a6xx_gmu_remove() 1613 ret = a6xx_gmu_memory_alloc(gmu, &gmu->dummy, gmu->dummy.size, in a6xx_gmu_init() 1674 gmu->rscc = gmu->mmio + 0x23000; in a6xx_gmu_init() 1728 free_irq(gmu->gmu_irq, gmu); in a6xx_gmu_init() [all …]
|
H A D | a6xx_hfi.c | 57 if (!gmu->legacy) in a6xx_hfi_queue_read() 88 if (!gmu->legacy) { in a6xx_hfi_queue_write() 112 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack() 131 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack() 147 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack() 154 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack() 550 struct a6xx_gpu *a6xx_gpu = container_of(gmu, struct a6xx_gpu, gmu); in a6xx_hfi_send_bw_table() 642 ret = a6xx_hfi_send_bw_table(gmu); in a6xx_hfi_start_v1() 650 a6xx_hfi_send_test(gmu); in a6xx_hfi_start_v1() 659 if (gmu->legacy) in a6xx_hfi_start() [all …]
|
H A D | a6xx_gmu.h | 103 return msm_readl(gmu->mmio + (offset << 2)); in gmu_read() 108 msm_writel(value, gmu->mmio + (offset << 2)); in gmu_write() 120 u32 val = gmu_read(gmu, reg); in gmu_rmw() 124 gmu_write(gmu, reg, val | or); in gmu_rmw() 131 val = (u64) msm_readl(gmu->mmio + (lo << 2)); in gmu_read64() 143 return msm_readl(gmu->rscc + (offset << 2)); in gmu_read_rscc() 148 msm_writel(value, gmu->rscc + (offset << 2)); in gmu_write_rscc() 188 void a6xx_hfi_init(struct a6xx_gmu *gmu); 190 void a6xx_hfi_stop(struct a6xx_gmu *gmu); 194 bool a6xx_gmu_gx_is_on(struct a6xx_gmu *gmu); [all …]
|
H A D | a6xx_gpu.c | 702 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_set_hwcg() local 1199 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in hw_init() local 1225 a6xx_sptprac_enable(gmu); in hw_init() 1462 if (a6xx_gpu->gmu.legacy) { in hw_init() 1494 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_recover() local 1537 dev_pm_genpd_add_notifier(gmu->cxpd, &gmu->pd_nb); in a6xx_recover() 1932 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_pm_resume() local 1961 a6xx_sptprac_enable(gmu); in a6xx_pm_resume() 1966 pm_runtime_put(gmu->gxpd); in a6xx_pm_resume() 1967 pm_runtime_put(gmu->dev); in a6xx_pm_resume() [all …]
|
H A D | a6xx_gpu.h | 23 struct a6xx_gmu gmu; member 86 int a6xx_gmu_wait_for_idle(struct a6xx_gmu *gmu); 88 bool a6xx_gmu_isidle(struct a6xx_gmu *gmu); 90 int a6xx_gmu_set_oob(struct a6xx_gmu *gmu, enum a6xx_gmu_oob_state state); 91 void a6xx_gmu_clear_oob(struct a6xx_gmu *gmu, enum a6xx_gmu_oob_state state);
|
H A D | a6xx_gpu_state.c | 144 if (!a6xx_gmu_sptprac_is_on(&a6xx_gpu->gmu)) in a6xx_crashdumper_run() 784 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in _a6xx_get_gmu_registers() local 804 val = gmu_read_rscc(gmu, offset); in _a6xx_get_gmu_registers() 806 val = gmu_read(gmu, offset); in _a6xx_get_gmu_registers() 833 if (!a6xx_gmu_gx_is_on(&a6xx_gpu->gmu)) in a6xx_get_gmu_registers() 871 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_snapshot_gmu_hfi_history() local 876 for (i = 0; i < ARRAY_SIZE(gmu->queues); i++) { in a6xx_snapshot_gmu_hfi_history() 877 struct a6xx_hfi_queue *queue = &gmu->queues[i]; in a6xx_snapshot_gmu_hfi_history() 1047 a6xx_state->gmu_log = a6xx_snapshot_gmu_bo(a6xx_state, &a6xx_gpu->gmu.log); in a6xx_gpu_state_get() 1048 a6xx_state->gmu_hfi = a6xx_snapshot_gmu_bo(a6xx_state, &a6xx_gpu->gmu.hfi); in a6xx_gpu_state_get() [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | gmu.yaml | 52 - const: gmu 98 - const: gmu 109 - const: gmu 130 - const: gmu 144 - const: gmu 167 - const: gmu 187 - const: gmu 211 - const: gmu 228 - const: gmu 245 gmu: gmu@506a000 { [all …]
|
H A D | gpu.yaml | 111 qcom,gmu: 187 - const: gmu 309 qcom,gmu = <&gmu>;
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | msm8992.dtsi | 31 gmu-sram@0 {
|
H A D | sm6350.dtsi | 1335 qcom,gmu = <&gmu>; 1418 gmu: gmu@3d6a000 { label 1419 compatible = "qcom,adreno-gmu-619.0", "qcom,adreno-gmu"; 1423 reg-names = "gmu", 1430 "gmu"; 1438 "gmu",
|
H A D | sm8350.dtsi | 1850 qcom,gmu = <&gmu>; 1914 gmu: gmu@3d6a000 { label 1915 compatible = "qcom,adreno-gmu-660.1", "qcom,adreno-gmu"; 1920 reg-names = "gmu", "rscc", "gmu_pdc"; 1924 interrupt-names = "hfi", "gmu"; 1933 clock-names = "gmu",
|
H A D | sc8180x.dtsi | 2187 qcom,gmu = <&gmu>; 2230 gmu: gmu@2c6a000 { label 2231 compatible = "qcom,adreno-gmu-680.1", "qcom,adreno-gmu"; 2236 reg-names = "gmu", 2242 interrupt-names = "hfi", "gmu"; 2249 clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";
|
H A D | sc7180.dtsi | 2093 qcom,gmu = <&gmu>; 2187 gmu: gmu@506a000 { label 2188 compatible = "qcom,adreno-gmu-618.0", "qcom,adreno-gmu"; 2191 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq"; 2194 interrupt-names = "hfi", "gmu"; 2199 clock-names = "gmu", "cxo", "axi", "memnoc";
|
H A D | sm8150.dtsi | 2221 qcom,gmu = <&gmu>; 2273 gmu: gmu@2c6a000 { label 2274 compatible = "qcom,adreno-gmu-640.1", "qcom,adreno-gmu"; 2279 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq"; 2283 interrupt-names = "hfi", "gmu"; 2290 clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";
|
H A D | sm8250-hdk.dts | 368 &gmu {
|
H A D | sm8150-mtp.dts | 353 &gmu {
|
H A D | sm8150-hdk.dts | 362 &gmu {
|
H A D | sm6115.dtsi | 1351 "gmu", 1359 qcom,gmu = <&gmu_wrapper>; 1424 gmu_wrapper: gmu@596a000 { 1425 compatible = "qcom,adreno-gmu-wrapper"; 1427 reg-names = "gmu";
|
H A D | sdm845-xiaomi-beryllium-common.dtsi | 242 &gmu {
|
H A D | sdm845.dtsi | 4784 qcom,gmu = <&gmu>; 4860 gmu: gmu@506a000 { label 4861 compatible = "qcom,adreno-gmu-630.2", "qcom,adreno-gmu"; 4866 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq"; 4870 interrupt-names = "hfi", "gmu"; 4876 clock-names = "gmu", "cxo", "axi", "memnoc";
|
H A D | sc8280xp.dtsi | 2369 qcom,gmu = <&gmu>; 2429 gmu: gmu@3d6a000 { label 2430 compatible = "qcom,adreno-gmu-690.0", "qcom,adreno-gmu"; 2434 reg-names = "gmu", "rscc", "gmu_pdc"; 2437 interrupt-names = "hfi", "gmu"; 2445 clock-names = "gmu",
|
H A D | sc7280.dtsi | 2573 qcom,gmu = <&gmu>; 2650 gmu: gmu@3d6a000 { label 2651 compatible = "qcom,adreno-gmu-635.0", "qcom,adreno-gmu"; 2655 reg-names = "gmu", "rscc", "gmu_pdc"; 2658 interrupt-names = "hfi", "gmu"; 2666 clock-names = "gmu",
|
H A D | sm8250.dtsi | 2603 qcom,gmu = <&gmu>; 2661 gmu: gmu@3d6a000 { label 2662 compatible = "qcom,adreno-gmu-650.2", "qcom,adreno-gmu"; 2668 reg-names = "gmu", "rscc", "gmu_pdc", "gmu_pdc_seq"; 2672 interrupt-names = "hfi", "gmu"; 2679 clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";
|
H A D | sdm845-mtp.dts | 429 &gmu {
|
/openbmc/linux/Documentation/devicetree/bindings/sram/ |
H A D | qcom,ocmem.yaml | 120 gmu-sram@0 {
|