Home
last modified time | relevance | path

Searched refs:XCHAL_INT3_LEVEL (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h211 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h213 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h231 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h218 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h217 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h216 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h290 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h297 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h284 #define XCHAL_INT3_LEVEL 4 macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h266 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h265 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h244 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h290 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h333 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h351 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h332 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h332 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h329 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h362 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h383 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h446 #define XCHAL_INT3_LEVEL 1 macro
/openbmc/qemu/target/xtensa/
H A Doverlay_tool.h584 #define XCHAL_INT3_LEVEL 0 macro