Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_MIMIC_CACHEATTR (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h342 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h344 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h367 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h407 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h406 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h405 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h456 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h455 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h436 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h458 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h457 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h436 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/
H A Doverlay_tool.h150 XCHAL_OPTION(XCHAL_HAVE_MIMIC_CACHEATTR, \
378 #elif XCHAL_HAVE_XLT_CACHEATTR || XCHAL_HAVE_MIMIC_CACHEATTR
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h515 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h558 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h579 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h558 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h557 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h557 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h593 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h614 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h696 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro