/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
H A D | smu_v13_0_5_ppt.c | 672 case SMU_UCLK: in smu_v13_0_5_get_dpm_freq_by_index() 697 case SMU_UCLK: in smu_v13_0_5_clk_dpm_is_enabled() 732 case SMU_UCLK: in smu_v13_0_5_get_dpm_ultimate_freq() 772 case SMU_UCLK: in smu_v13_0_5_get_dpm_ultimate_freq() 802 case SMU_UCLK: in smu_v13_0_5_get_dpm_ultimate_freq()
|
H A D | smu_v13_0_4_ppt.c | 450 case SMU_UCLK: in smu_v13_0_4_get_dpm_freq_by_index() 722 case SMU_UCLK: in smu_v13_0_4_clk_dpm_is_enabled() 757 case SMU_UCLK: in smu_v13_0_4_get_dpm_ultimate_freq() 797 case SMU_UCLK: in smu_v13_0_4_get_dpm_ultimate_freq() 828 case SMU_UCLK: in smu_v13_0_4_get_dpm_ultimate_freq()
|
H A D | yellow_carp_ppt.c | 806 case SMU_UCLK: in yellow_carp_get_dpm_freq_by_index() 831 case SMU_UCLK: in yellow_carp_clk_dpm_is_enabled() 866 case SMU_UCLK: in yellow_carp_get_dpm_ultimate_freq() 906 case SMU_UCLK: in yellow_carp_get_dpm_ultimate_freq() 936 case SMU_UCLK: in yellow_carp_get_dpm_ultimate_freq()
|
H A D | smu_v13_0_6_ppt.c | 398 case SMU_UCLK: in smu_v13_0_6_get_dpm_ultimate_freq() 496 { SMU_UCLK, SMU_FEATURE_DPM_UCLK_BIT, in smu_v13_0_6_set_default_dpm_table() 763 case SMU_UCLK: in smu_v13_0_6_get_current_clk_freq_by_table() 845 ret = smu_v13_0_6_get_current_clk_freq_by_table(smu, SMU_UCLK, in smu_v13_0_6_print_clk_levels() 1208 smu, SMU_UCLK, (uint32_t *)data); in smu_v13_0_6_read_sensor()
|
H A D | smu_v13_0.c | 900 SMU_UCLK); in smu_v13_0_init_max_sustainable_clocks() 1103 clk_select = SMU_UCLK; in smu_v13_0_display_clock_voltage_request() 1114 if (clk_select == SMU_UCLK && smu->disable_uclk_switch) in smu_v13_0_display_clock_voltage_request() 1119 if (clk_select == SMU_UCLK) in smu_v13_0_display_clock_voltage_request() 1558 case SMU_UCLK: in smu_v13_0_get_dpm_ultimate_freq()
|
H A D | smu_v13_0_7_ppt.c | 622 SMU_UCLK, in smu_v13_0_7_set_default_dpm_table() 874 case SMU_UCLK: in smu_v13_0_7_get_dpm_ultimate_freq() 1582 case SMU_UCLK: in smu_v13_0_7_force_clk_levels() 1607 case SMU_UCLK: in smu_v13_0_7_force_clk_levels()
|
H A D | smu_v13_0_0_ppt.c | 632 SMU_UCLK, in smu_v13_0_0_set_default_dpm_table() 893 case SMU_UCLK: in smu_v13_0_0_get_dpm_ultimate_freq() 1601 case SMU_UCLK: in smu_v13_0_0_force_clk_levels() 1626 case SMU_UCLK: in smu_v13_0_0_force_clk_levels()
|
H A D | aldebaran_ppt.c | 355 SMU_UCLK, in aldebaran_set_default_dpm_table() 815 ret = aldebaran_get_current_clk_freq_by_table(smu, SMU_UCLK, &now); in aldebaran_print_clk_levels() 1168 ret = aldebaran_get_current_clk_freq_by_table(smu, SMU_UCLK, (uint32_t *)data); in aldebaran_read_sensor()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
H A D | navi10_ppt.c | 1016 SMU_UCLK, in navi10_set_default_dpm_table() 1283 case SMU_UCLK: in navi10_emit_clk_levels() 1496 case SMU_UCLK: in navi10_print_clk_levels() 1679 case SMU_UCLK: in navi10_force_clk_levels() 1817 case SMU_UCLK: in navi10_get_clock_by_type_with_latency() 1851 ret = smu_v11_0_get_dpm_ultimate_freq(smu, SMU_UCLK, NULL, &max_freq); in navi10_pre_display_config_changed() 1854 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, max_freq); in navi10_pre_display_config_changed() 2245 ret = navi10_get_current_clk_freq_by_table(smu, SMU_UCLK, (uint32_t *)data); in navi10_read_sensor() 2788 ret = smu_v11_0_get_dpm_level_count(smu, SMU_UCLK, &uclk_count); in navi10_umc_hybrid_cdr_workaround() 2809 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, uclk_min); in navi10_umc_hybrid_cdr_workaround() [all …]
|
H A D | smu_v11_0.c | 846 SMU_UCLK); in smu_v11_0_init_max_sustainable_clocks() 1077 clk_select = SMU_UCLK; in smu_v11_0_display_clock_voltage_request() 1088 if (clk_select == SMU_UCLK && smu->disable_uclk_switch) in smu_v11_0_display_clock_voltage_request() 1093 if(clk_select == SMU_UCLK) in smu_v11_0_display_clock_voltage_request() 1708 case SMU_UCLK: in smu_v11_0_get_dpm_ultimate_freq()
|
H A D | vangogh_ppt.c | 563 case SMU_UCLK: in vangogh_get_dpm_clk_limited() 894 case SMU_UCLK: in vangogh_clk_dpm_is_enabled() 935 case SMU_UCLK: in vangogh_get_dpm_ultimate_freq() 979 case SMU_UCLK: in vangogh_get_dpm_ultimate_freq() 1024 case SMU_UCLK: in vangogh_get_dpm_ultimate_freq()
|
H A D | sienna_cichlid_ppt.c | 983 SMU_UCLK, in sienna_cichlid_set_default_dpm_table() 1287 case SMU_UCLK: in sienna_cichlid_print_clk_levels() 1443 case SMU_UCLK: in sienna_cichlid_force_clk_levels() 1535 ret = smu_v11_0_get_dpm_ultimate_freq(smu, SMU_UCLK, NULL, &max_freq); in sienna_cichlid_pre_display_config_changed() 1538 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, max_freq); in sienna_cichlid_pre_display_config_changed() 1810 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_clocks.memory_clock/100, 0); in sienna_cichlid_notify_smc_display_config() 2075 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, max_memory_clock, 0); in sienna_cichlid_display_disable_memory_clock_switch() 2077 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_memory_clock, 0); in sienna_cichlid_display_disable_memory_clock_switch()
|
H A D | arcturus_ppt.c | 374 SMU_UCLK, in arcturus_set_default_dpm_table() 809 ret = arcturus_get_current_clk_freq_by_table(smu, SMU_UCLK, &now); in arcturus_print_clk_levels() 1158 ret = arcturus_get_current_clk_freq_by_table(smu, SMU_UCLK, (uint32_t *)data); in arcturus_read_sensor()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
H A D | renoir_ppt.c | 216 case SMU_UCLK: in renoir_get_dpm_clk_limited() 292 case SMU_UCLK: in renoir_get_dpm_ultimate_freq() 334 case SMU_UCLK: in renoir_get_dpm_ultimate_freq() 362 case SMU_UCLK: in renoir_get_dpm_ultimate_freq() 920 ret = renoir_get_dpm_ultimate_freq(smu, SMU_UCLK, NULL, &uclk_freq); in renoir_set_peak_clock_by_device() 924 ret = smu_v12_0_set_soft_freq_limited_range(smu, SMU_UCLK, uclk_freq, uclk_freq); in renoir_set_peak_clock_by_device()
|
H A D | smu_v12_0.c | 234 case SMU_UCLK: in smu_v12_0_set_soft_freq_limited_range()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/ |
H A D | smu_types.h | 267 SMU_UCLK, enumerator
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/ |
H A D | smu_cmn.c | 557 case SMU_UCLK: in smu_cmn_clk_dpm_is_enabled()
|
H A D | amdgpu_smu.c | 184 ret = smu_get_dpm_freq_range(smu, SMU_UCLK, in smu_get_mclk()
|