Home
last modified time | relevance | path

Searched +full:0 +full:x00000064 (Results 1 – 25 of 83) sorted by relevance

1234

/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/
H A Dgpcgf100.fuc3.h3 /* 0x0000: gpc_mmio_list_head */
4 0x00000064,
5 /* 0x0004: gpc_mmio_list_tail */
6 /* 0x0004: tpc_mmio_list_head */
7 0x00000064,
8 /* 0x0008: tpc_mmio_list_tail */
9 /* 0x0008: unk_mmio_list_head */
10 0x00000064,
11 /* 0x000c: unk_mmio_list_tail */
12 0x00000064,
[all …]
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dhsw_clear_kernel.c9 0x00000001, 0x26020128, 0x00000024, 0x00000000,
10 0x00000040, 0x20280c21, 0x00000028, 0x00000001,
11 0x01000010, 0x20000c20, 0x0000002c, 0x00000000,
12 0x00010220, 0x34001c00, 0x00001400, 0x00000160,
13 0x00600001, 0x20600061, 0x00000000, 0x00000000,
14 0x00000008, 0x20601c85, 0x00000e00, 0x0000000c,
15 0x00000005, 0x20601ca5, 0x00000060, 0x00000001,
16 0x00000008, 0x20641c85, 0x00000e00, 0x0000000d,
17 0x00000005, 0x20641ca5, 0x00000064, 0x00000003,
18 0x00000041, 0x207424a5, 0x00000064, 0x00000034,
[all …]
H A Divb_clear_kernel.c9 0x00000001, 0x26020128, 0x00000024, 0x00000000,
10 0x00000040, 0x20280c21, 0x00000028, 0x00000001,
11 0x01000010, 0x20000c20, 0x0000002c, 0x00000000,
12 0x00010220, 0x34001c00, 0x00001400, 0x0000002c,
13 0x00600001, 0x20600061, 0x00000000, 0x00000000,
14 0x00000008, 0x20601c85, 0x00000e00, 0x0000000c,
15 0x00000005, 0x20601ca5, 0x00000060, 0x00000001,
16 0x00000008, 0x20641c85, 0x00000e00, 0x0000000d,
17 0x00000005, 0x20641ca5, 0x00000064, 0x00000003,
18 0x00000041, 0x207424a5, 0x00000064, 0x00000034,
[all …]
/openbmc/linux/drivers/gpu/drm/nouveau/include/nvhw/class/
H A Dcl176e.h5 #define NV176E_SET_OBJECT (0x00000000)
6 #define NV176E_SET_CONTEXT_DMA_SEMAPHORE (0x00000060)
7 #define NV176E_SEMAPHORE_OFFSET (0x00000064)
8 #define NV176E_SEMAPHORE_ACQUIRE (0x00000068)
9 #define NV176E_SEMAPHORE_RELEASE (0x0000006c)
/openbmc/linux/drivers/gpu/drm/msm/hdmi/
H A Dhdmi.xml.h57 HDCP_KEYS_STATE_NO_KEYS = 0,
68 DDC_WRITE = 0,
73 ACR_NONE = 0,
79 #define REG_HDMI_CTRL 0x00000000
80 #define HDMI_CTRL_ENABLE 0x00000001
81 #define HDMI_CTRL_HDMI 0x00000002
82 #define HDMI_CTRL_ENCRYPTED 0x00000004
84 #define REG_HDMI_AUDIO_PKT_CTRL1 0x00000020
85 #define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND 0x00000001
87 #define REG_HDMI_ACR_PKT_CTRL 0x00000024
[all …]
/openbmc/u-boot/board/micronas/vct/vcth/
H A Dreg_dcgu.h6 #define DCGU_BASE 0x00084000
10 #define DCGU_CLK_EN1_OFFS 0x00000010
12 #define DCGU_CLK_EN2_OFFS 0x00000014
14 #define DCGU_RESET_UNIT1_OFFS 0x00000018
16 #define DCGU_USBPHY_STAT_OFFS 0x00000054
18 #define DCGU_EN_WDT_RESET_OFFS 0x00000064
22 #define DCGU_MAGIC_WDT 0x1909
/openbmc/u-boot/arch/arm/cpu/arm926ejs/spear/
H A Dspr600_mt47h32m16_37e_166_cl4_sync.c12 0x03030301,
13 0x03030303,
14 0x01000000,
15 0x00000101,
16 0x00000001,
17 0x01000000,
18 0x00010001,
19 0x00000100,
20 0x00010001,
21 0x00000003,
[all …]
H A Dspr600_mt47h128m8_3_266_cl5_async.c12 0x00000001,
13 0x00000000,
14 0x01000000,
15 0x00000101,
16 0x00000001,
17 0x01000000,
18 0x00010001,
19 0x00000100,
20 0x00010001,
21 0x00000003,
[all …]
H A Dspr600_mt47h64m16_3_333_cl5_psync.c13 0x00000001,
14 0x00000000,
16 0x02020201,
17 0x02020202,
19 0x01000000,
20 0x00000101,
21 0x00000101,
22 0x01000000,
23 0x00010001,
24 0x00000100,
[all …]
H A Dspr600_mt47h32m16_333_cl5_psync.c13 0x00000001,
14 0x00000000,
16 0x02020201,
17 0x02020202,
19 0x01000000,
20 0x00000101,
21 0x00000101,
22 0x01000000,
23 0x00010001,
24 0x00000100,
[all …]
/openbmc/linux/drivers/media/platform/rockchip/rkisp1/
H A Drkisp1-regs.h12 #define RKISP1_CIF_ISP_CTRL_ISP_ENABLE BIT(0)
13 #define RKISP1_CIF_ISP_CTRL_ISP_MODE_RAW_PICT (0 << 1)
32 #define RKISP1_CIF_ISP_ACQ_PROP_POS_EDGE BIT(0)
35 #define RKISP1_CIF_ISP_ACQ_PROP_BAYER_PAT_RGGB (0 << 3)
40 #define RKISP1_CIF_ISP_ACQ_PROP_YCBYCR (0 << 7)
44 #define RKISP1_CIF_ISP_ACQ_PROP_FIELD_SEL_ALL (0 << 9)
47 #define RKISP1_CIF_ISP_ACQ_PROP_IN_SEL_12B (0 << 12)
54 #define RKISP1_CIF_VI_DPCL_DMA_JPEG (0 << 0)
55 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_MI (1 << 0)
56 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_JPEG (2 << 0)
[all …]
/openbmc/linux/drivers/media/pci/cx88/
H A Dcx88-tvaudio.c52 "Radio deemphasis time constant, 0=None, 1=50us (elsewhere), 2=75us (USA)");
58 } while (0)
96 for (i = 0; l[i].reg; i++) { in set_audio_registers()
120 cx_write(AUD_INIT_LD, 0x0001); in set_audio_start()
121 cx_write(AUD_SOFT_RESET, 0x0001); in set_audio_start()
130 cx_write(AUD_RATE_THRES_DMD, 0x000000C0); in set_audio_finish()
142 cx_write(AUD_I2SCNTL, 0); in set_audio_finish()
143 /* cx_write(AUD_APB_IN_RATE_ADJ, 0); */ in set_audio_finish()
151 cx_write(AUD_SOFT_RESET, 0x0000); in set_audio_finish()
166 {AUD_AFE_12DB_EN, 0x00000001}, in set_audio_standard_BTSC()
[all …]
/openbmc/linux/drivers/mtd/nand/raw/gpmi-nand/
H A Dgpmi-regs.h11 #define HW_GPMI_CTRL0 0x00000000
12 #define HW_GPMI_CTRL0_SET 0x00000004
13 #define HW_GPMI_CTRL0_CLR 0x00000008
14 #define HW_GPMI_CTRL0_TOG 0x0000000c
20 #define BV_GPMI_CTRL0_COMMAND_MODE__WRITE 0x0
21 #define BV_GPMI_CTRL0_COMMAND_MODE__READ 0x1
22 #define BV_GPMI_CTRL0_COMMAND_MODE__READ_AND_COMPARE 0x2
23 #define BV_GPMI_CTRL0_COMMAND_MODE__WAIT_FOR_READY 0x3
26 #define BV_GPMI_CTRL0_WORD_LENGTH__16_BIT 0x0
27 #define BV_GPMI_CTRL0_WORD_LENGTH__8_BIT 0x1
[all …]
/openbmc/linux/tools/testing/selftests/net/
H A Dpsock_lib.h33 * ether type 0x800 and in pair_udp_setfilter()
39 * jne #0x800, drop ; ETH_P_IP in pair_udp_setfilter()
50 * ret #0 in pair_udp_setfilter()
53 { 0x28, 0, 0, 0x0000000c }, in pair_udp_setfilter()
54 { 0x15, 0, 8, 0x00000800 }, in pair_udp_setfilter()
55 { 0x30, 0, 0, 0x00000017 }, in pair_udp_setfilter()
56 { 0x15, 0, 6, 0x00000011 }, in pair_udp_setfilter()
57 { 0x80, 0, 0, 0000000000 }, in pair_udp_setfilter()
58 { 0x35, 0, 4, 0x00000064 }, in pair_udp_setfilter()
59 { 0x30, 0, 0, 0x00000050 }, in pair_udp_setfilter()
[all …]
/openbmc/linux/arch/powerpc/boot/dts/
H A Damigaone.dts20 #size-cells = <0>;
22 cpu@0 {
24 reg = <0>;
29 timebase-frequency = <0>; // 33.3 MHz, from U-boot
30 clock-frequency = <0>; // From U-boot
31 bus-frequency = <0>; // From U-boot
37 reg = <0 0>; // From U-boot
44 bus-range = <0 0xff>;
45 ranges = <0x01000000 0 0x00000000 0xfe000000 0 0x00c00000 // PCI I/O
46 0x02000000 0 0x80000000 0x80000000 0 0x7d000000 // PCI memory
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
H A Dtable.c6 0x800, 0x80040000,
7 0x804, 0x00000003,
8 0x808, 0x0000FC00,
9 0x80C, 0x0000000A,
10 0x810, 0x10001331,
11 0x814, 0x020C3D10,
12 0x818, 0x02220385,
13 0x81C, 0x00000000,
14 0x820, 0x01000100,
15 0x824, 0x00390204,
[all …]
/openbmc/linux/drivers/crypto/amcc/
H A Dcrypto4xx_reg_def.h15 #define CRYPTO4XX_DESCRIPTOR 0x00000000
16 #define CRYPTO4XX_CTRL_STAT 0x00000000
17 #define CRYPTO4XX_SOURCE 0x00000004
18 #define CRYPTO4XX_DEST 0x00000008
19 #define CRYPTO4XX_SA 0x0000000C
20 #define CRYPTO4XX_SA_LENGTH 0x00000010
21 #define CRYPTO4XX_LENGTH 0x00000014
23 #define CRYPTO4XX_PE_DMA_CFG 0x00000040
24 #define CRYPTO4XX_PE_DMA_STAT 0x00000044
25 #define CRYPTO4XX_PDR_BASE 0x00000048
[all …]
/openbmc/u-boot/board/armltd/integrator/
H A Dpci_v3.h23 #define V3_PCI_VENDOR 0x00000000
24 #define V3_PCI_DEVICE 0x00000002
25 #define V3_PCI_CMD 0x00000004
26 #define V3_PCI_STAT 0x00000006
27 #define V3_PCI_CC_REV 0x00000008
28 #define V3_PCI_HDR_CFG 0x0000000C
29 #define V3_PCI_IO_BASE 0x00000010
30 #define V3_PCI_BASE0 0x00000014
31 #define V3_PCI_BASE1 0x00000018
32 #define V3_PCI_SUB_VENDOR 0x0000002C
[all …]
/openbmc/linux/drivers/gpu/drm/msm/dsi/
H A Ddsi_phy_10nm.xml.h56 #define REG_DSI_10nm_PHY_CMN_REVISION_ID0 0x00000000
58 #define REG_DSI_10nm_PHY_CMN_REVISION_ID1 0x00000004
60 #define REG_DSI_10nm_PHY_CMN_REVISION_ID2 0x00000008
62 #define REG_DSI_10nm_PHY_CMN_REVISION_ID3 0x0000000c
64 #define REG_DSI_10nm_PHY_CMN_CLK_CFG0 0x00000010
66 #define REG_DSI_10nm_PHY_CMN_CLK_CFG1 0x00000014
68 #define REG_DSI_10nm_PHY_CMN_GLBL_CTRL 0x00000018
70 #define REG_DSI_10nm_PHY_CMN_RBUF_CTRL 0x0000001c
72 #define REG_DSI_10nm_PHY_CMN_VREG_CTRL 0x00000020
74 #define REG_DSI_10nm_PHY_CMN_CTRL_0 0x00000024
[all …]
H A Ddsi_phy_7nm.xml.h56 #define REG_DSI_7nm_PHY_CMN_REVISION_ID0 0x00000000
58 #define REG_DSI_7nm_PHY_CMN_REVISION_ID1 0x00000004
60 #define REG_DSI_7nm_PHY_CMN_REVISION_ID2 0x00000008
62 #define REG_DSI_7nm_PHY_CMN_REVISION_ID3 0x0000000c
64 #define REG_DSI_7nm_PHY_CMN_CLK_CFG0 0x00000010
66 #define REG_DSI_7nm_PHY_CMN_CLK_CFG1 0x00000014
68 #define REG_DSI_7nm_PHY_CMN_GLBL_CTRL 0x00000018
70 #define REG_DSI_7nm_PHY_CMN_RBUF_CTRL 0x0000001c
72 #define REG_DSI_7nm_PHY_CMN_VREG_CTRL_0 0x00000020
74 #define REG_DSI_7nm_PHY_CMN_CTRL_0 0x00000024
[all …]
/openbmc/linux/drivers/net/ethernet/toshiba/
H A Dspider_net.h56 #define SPIDER_NET_GHIINT0STS 0x00000000
57 #define SPIDER_NET_GHIINT1STS 0x00000004
58 #define SPIDER_NET_GHIINT2STS 0x00000008
59 #define SPIDER_NET_GHIINT0MSK 0x00000010
60 #define SPIDER_NET_GHIINT1MSK 0x00000014
61 #define SPIDER_NET_GHIINT2MSK 0x00000018
63 #define SPIDER_NET_GRESUMINTNUM 0x00000020
64 #define SPIDER_NET_GREINTNUM 0x00000024
66 #define SPIDER_NET_GFFRMNUM 0x00000028
67 #define SPIDER_NET_GFAFRMNUM 0x0000002c
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8822b_table.c10 0x029, 0x000000F9,
11 0x420, 0x00000080,
12 0x421, 0x0000001F,
13 0x428, 0x0000000A,
14 0x429, 0x00000010,
15 0x430, 0x00000000,
16 0x431, 0x00000000,
17 0x432, 0x00000000,
18 0x433, 0x00000001,
19 0x434, 0x00000004,
[all …]
/openbmc/linux/drivers/gpu/drm/msm/dp/
H A Ddp_reg.h10 #define REG_DP_HW_VERSION (0x00000000)
12 #define REG_DP_SW_RESET (0x00000010)
13 #define DP_SW_RESET (0x00000001)
15 #define REG_DP_PHY_CTRL (0x00000014)
16 #define DP_PHY_CTRL_SW_RESET_PLL (0x00000001)
17 #define DP_PHY_CTRL_SW_RESET (0x00000004)
19 #define REG_DP_CLK_CTRL (0x00000018)
20 #define REG_DP_CLK_ACTIVE (0x0000001C)
21 #define REG_DP_INTR_STATUS (0x00000020)
22 #define REG_DP_INTR_STATUS2 (0x00000024)
[all …]
/openbmc/linux/drivers/gpu/drm/mcde/
H A Dmcde_dsi_regs.h5 #define DSI_MCTL_INTEGRATION_MODE 0x00000000
7 #define DSI_MCTL_MAIN_DATA_CTL 0x00000004
8 #define DSI_MCTL_MAIN_DATA_CTL_LINK_EN BIT(0)
25 #define DSI_MCTL_MAIN_PHY_CTL 0x00000008
26 #define DSI_MCTL_MAIN_PHY_CTL_LANE2_EN BIT(0)
33 #define DSI_MCTL_MAIN_PHY_CTL_WAIT_BURST_TIME_MASK 0x000003C0
36 #define DSI_MCTL_PLL_CTL 0x0000000C
37 #define DSI_MCTL_LANE_STS 0x00000010
39 #define DSI_MCTL_DPHY_TIMEOUT 0x00000014
40 #define DSI_MCTL_DPHY_TIMEOUT_CLK_DIV_SHIFT 0
[all …]
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/
H A Dgt215.fuc3.h3 /* 0x0000: ctx_object */
4 0x00000000,
5 /* 0x0004: ctx_dma */
6 /* 0x0004: ctx_dma_query */
7 0x00000000,
8 /* 0x0008: ctx_dma_src */
9 0x00000000,
10 /* 0x000c: ctx_dma_dst */
11 0x00000000,
12 /* 0x0010: ctx_query_address_high */
[all …]

1234