1*83d290c5STom Rini /* SPDX-License-Identifier: GPL-2.0+ */ 22458716aSLinus Walleij /* 32458716aSLinus Walleij * arch/arm/include/asm/hardware/pci_v3.h 42458716aSLinus Walleij * 52458716aSLinus Walleij * Internal header file PCI V3 chip 62458716aSLinus Walleij * 72458716aSLinus Walleij * Copyright (C) ARM Limited 82458716aSLinus Walleij * Copyright (C) 2000-2001 Deep Blue Solutions Ltd. 92458716aSLinus Walleij */ 102458716aSLinus Walleij #ifndef ASM_ARM_HARDWARE_PCI_V3_H 112458716aSLinus Walleij #define ASM_ARM_HARDWARE_PCI_V3_H 122458716aSLinus Walleij 132458716aSLinus Walleij /* ------------------------------------------------------------------------------- 142458716aSLinus Walleij * V3 Local Bus to PCI Bridge definitions 152458716aSLinus Walleij * ------------------------------------------------------------------------------- 162458716aSLinus Walleij * Registers (these are taken from page 129 of the EPC User's Manual Rev 1.04 172458716aSLinus Walleij * All V3 register names are prefaced by V3_ to avoid clashing with any other 182458716aSLinus Walleij * PCI definitions. Their names match the user's manual. 192458716aSLinus Walleij * 202458716aSLinus Walleij * I'm assuming that I20 is disabled. 212458716aSLinus Walleij * 222458716aSLinus Walleij */ 232458716aSLinus Walleij #define V3_PCI_VENDOR 0x00000000 242458716aSLinus Walleij #define V3_PCI_DEVICE 0x00000002 252458716aSLinus Walleij #define V3_PCI_CMD 0x00000004 262458716aSLinus Walleij #define V3_PCI_STAT 0x00000006 272458716aSLinus Walleij #define V3_PCI_CC_REV 0x00000008 282458716aSLinus Walleij #define V3_PCI_HDR_CFG 0x0000000C 292458716aSLinus Walleij #define V3_PCI_IO_BASE 0x00000010 302458716aSLinus Walleij #define V3_PCI_BASE0 0x00000014 312458716aSLinus Walleij #define V3_PCI_BASE1 0x00000018 322458716aSLinus Walleij #define V3_PCI_SUB_VENDOR 0x0000002C 332458716aSLinus Walleij #define V3_PCI_SUB_ID 0x0000002E 342458716aSLinus Walleij #define V3_PCI_ROM 0x00000030 352458716aSLinus Walleij #define V3_PCI_BPARAM 0x0000003C 362458716aSLinus Walleij #define V3_PCI_MAP0 0x00000040 372458716aSLinus Walleij #define V3_PCI_MAP1 0x00000044 382458716aSLinus Walleij #define V3_PCI_INT_STAT 0x00000048 392458716aSLinus Walleij #define V3_PCI_INT_CFG 0x0000004C 402458716aSLinus Walleij #define V3_LB_BASE0 0x00000054 412458716aSLinus Walleij #define V3_LB_BASE1 0x00000058 422458716aSLinus Walleij #define V3_LB_MAP0 0x0000005E 432458716aSLinus Walleij #define V3_LB_MAP1 0x00000062 442458716aSLinus Walleij #define V3_LB_BASE2 0x00000064 452458716aSLinus Walleij #define V3_LB_MAP2 0x00000066 462458716aSLinus Walleij #define V3_LB_SIZE 0x00000068 472458716aSLinus Walleij #define V3_LB_IO_BASE 0x0000006E 482458716aSLinus Walleij #define V3_FIFO_CFG 0x00000070 492458716aSLinus Walleij #define V3_FIFO_PRIORITY 0x00000072 502458716aSLinus Walleij #define V3_FIFO_STAT 0x00000074 512458716aSLinus Walleij #define V3_LB_ISTAT 0x00000076 522458716aSLinus Walleij #define V3_LB_IMASK 0x00000077 532458716aSLinus Walleij #define V3_SYSTEM 0x00000078 542458716aSLinus Walleij #define V3_LB_CFG 0x0000007A 552458716aSLinus Walleij #define V3_PCI_CFG 0x0000007C 562458716aSLinus Walleij #define V3_DMA_PCI_ADR0 0x00000080 572458716aSLinus Walleij #define V3_DMA_PCI_ADR1 0x00000090 582458716aSLinus Walleij #define V3_DMA_LOCAL_ADR0 0x00000084 592458716aSLinus Walleij #define V3_DMA_LOCAL_ADR1 0x00000094 602458716aSLinus Walleij #define V3_DMA_LENGTH0 0x00000088 612458716aSLinus Walleij #define V3_DMA_LENGTH1 0x00000098 622458716aSLinus Walleij #define V3_DMA_CSR0 0x0000008B 632458716aSLinus Walleij #define V3_DMA_CSR1 0x0000009B 642458716aSLinus Walleij #define V3_DMA_CTLB_ADR0 0x0000008C 652458716aSLinus Walleij #define V3_DMA_CTLB_ADR1 0x0000009C 662458716aSLinus Walleij #define V3_DMA_DELAY 0x000000E0 672458716aSLinus Walleij #define V3_MAIL_DATA 0x000000C0 682458716aSLinus Walleij #define V3_PCI_MAIL_IEWR 0x000000D0 692458716aSLinus Walleij #define V3_PCI_MAIL_IERD 0x000000D2 702458716aSLinus Walleij #define V3_LB_MAIL_IEWR 0x000000D4 712458716aSLinus Walleij #define V3_LB_MAIL_IERD 0x000000D6 722458716aSLinus Walleij #define V3_MAIL_WR_STAT 0x000000D8 732458716aSLinus Walleij #define V3_MAIL_RD_STAT 0x000000DA 742458716aSLinus Walleij #define V3_QBA_MAP 0x000000DC 752458716aSLinus Walleij 762458716aSLinus Walleij /* PCI COMMAND REGISTER bits 772458716aSLinus Walleij */ 782458716aSLinus Walleij #define V3_COMMAND_M_FBB_EN (1 << 9) 792458716aSLinus Walleij #define V3_COMMAND_M_SERR_EN (1 << 8) 802458716aSLinus Walleij #define V3_COMMAND_M_PAR_EN (1 << 6) 812458716aSLinus Walleij #define V3_COMMAND_M_MASTER_EN (1 << 2) 822458716aSLinus Walleij #define V3_COMMAND_M_MEM_EN (1 << 1) 832458716aSLinus Walleij #define V3_COMMAND_M_IO_EN (1 << 0) 842458716aSLinus Walleij 852458716aSLinus Walleij /* SYSTEM REGISTER bits 862458716aSLinus Walleij */ 872458716aSLinus Walleij #define V3_SYSTEM_M_RST_OUT (1 << 15) 882458716aSLinus Walleij #define V3_SYSTEM_M_LOCK (1 << 14) 892458716aSLinus Walleij 902458716aSLinus Walleij /* PCI_CFG bits 912458716aSLinus Walleij */ 922458716aSLinus Walleij #define V3_PCI_CFG_M_I2O_EN (1 << 15) 932458716aSLinus Walleij #define V3_PCI_CFG_M_IO_REG_DIS (1 << 14) 942458716aSLinus Walleij #define V3_PCI_CFG_M_IO_DIS (1 << 13) 952458716aSLinus Walleij #define V3_PCI_CFG_M_EN3V (1 << 12) 962458716aSLinus Walleij #define V3_PCI_CFG_M_RETRY_EN (1 << 10) 972458716aSLinus Walleij #define V3_PCI_CFG_M_AD_LOW1 (1 << 9) 982458716aSLinus Walleij #define V3_PCI_CFG_M_AD_LOW0 (1 << 8) 992458716aSLinus Walleij 1002458716aSLinus Walleij /* PCI_BASE register bits (PCI -> Local Bus) 1012458716aSLinus Walleij */ 1022458716aSLinus Walleij #define V3_PCI_BASE_M_ADR_BASE 0xFFF00000 1032458716aSLinus Walleij #define V3_PCI_BASE_M_ADR_BASEL 0x000FFF00 1042458716aSLinus Walleij #define V3_PCI_BASE_M_PREFETCH (1 << 3) 1052458716aSLinus Walleij #define V3_PCI_BASE_M_TYPE (3 << 1) 1062458716aSLinus Walleij #define V3_PCI_BASE_M_IO (1 << 0) 1072458716aSLinus Walleij 1082458716aSLinus Walleij /* PCI MAP register bits (PCI -> Local bus) 1092458716aSLinus Walleij */ 1102458716aSLinus Walleij #define V3_PCI_MAP_M_MAP_ADR 0xFFF00000 1112458716aSLinus Walleij #define V3_PCI_MAP_M_RD_POST_INH (1 << 15) 1122458716aSLinus Walleij #define V3_PCI_MAP_M_ROM_SIZE (3 << 10) 1132458716aSLinus Walleij #define V3_PCI_MAP_M_SWAP (3 << 8) 1142458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE 0x000000F0 1152458716aSLinus Walleij #define V3_PCI_MAP_M_REG_EN (1 << 1) 1162458716aSLinus Walleij #define V3_PCI_MAP_M_ENABLE (1 << 0) 1172458716aSLinus Walleij 1182458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_1MB (0 << 4) 1192458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_2MB (1 << 4) 1202458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_4MB (2 << 4) 1212458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_8MB (3 << 4) 1222458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_16MB (4 << 4) 1232458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_32MB (5 << 4) 1242458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_64MB (6 << 4) 1252458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_128MB (7 << 4) 1262458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_256MB (8 << 4) 1272458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_512MB (9 << 4) 1282458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_1GB (10 << 4) 1292458716aSLinus Walleij #define V3_PCI_MAP_M_ADR_SIZE_2GB (11 << 4) 1302458716aSLinus Walleij 1312458716aSLinus Walleij /* 1322458716aSLinus Walleij * LB_BASE0,1 register bits (Local bus -> PCI) 1332458716aSLinus Walleij */ 1342458716aSLinus Walleij #define V3_LB_BASE_ADR_BASE 0xfff00000 1352458716aSLinus Walleij #define V3_LB_BASE_SWAP (3 << 8) 1362458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE (15 << 4) 1372458716aSLinus Walleij #define V3_LB_BASE_PREFETCH (1 << 3) 1382458716aSLinus Walleij #define V3_LB_BASE_ENABLE (1 << 0) 1392458716aSLinus Walleij 1402458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_1MB (0 << 4) 1412458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_2MB (1 << 4) 1422458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_4MB (2 << 4) 1432458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_8MB (3 << 4) 1442458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_16MB (4 << 4) 1452458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_32MB (5 << 4) 1462458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_64MB (6 << 4) 1472458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_128MB (7 << 4) 1482458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_256MB (8 << 4) 1492458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_512MB (9 << 4) 1502458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_1GB (10 << 4) 1512458716aSLinus Walleij #define V3_LB_BASE_ADR_SIZE_2GB (11 << 4) 1522458716aSLinus Walleij 1532458716aSLinus Walleij #define v3_addr_to_lb_base(a) ((a) & V3_LB_BASE_ADR_BASE) 1542458716aSLinus Walleij 1552458716aSLinus Walleij /* 1562458716aSLinus Walleij * LB_MAP0,1 register bits (Local bus -> PCI) 1572458716aSLinus Walleij */ 1582458716aSLinus Walleij #define V3_LB_MAP_MAP_ADR 0xfff0 1592458716aSLinus Walleij #define V3_LB_MAP_TYPE (7 << 1) 1602458716aSLinus Walleij #define V3_LB_MAP_AD_LOW_EN (1 << 0) 1612458716aSLinus Walleij 1622458716aSLinus Walleij #define V3_LB_MAP_TYPE_IACK (0 << 1) 1632458716aSLinus Walleij #define V3_LB_MAP_TYPE_IO (1 << 1) 1642458716aSLinus Walleij #define V3_LB_MAP_TYPE_MEM (3 << 1) 1652458716aSLinus Walleij #define V3_LB_MAP_TYPE_CONFIG (5 << 1) 1662458716aSLinus Walleij #define V3_LB_MAP_TYPE_MEM_MULTIPLE (6 << 1) 1672458716aSLinus Walleij 1682458716aSLinus Walleij /* PCI MAP register bits (PCI -> Local bus) */ 1692458716aSLinus Walleij #define v3_addr_to_lb_map(a) (((a) >> 16) & V3_LB_MAP_MAP_ADR) 1702458716aSLinus Walleij 1712458716aSLinus Walleij /* 1722458716aSLinus Walleij * LB_BASE2 register bits (Local bus -> PCI IO) 1732458716aSLinus Walleij */ 1742458716aSLinus Walleij #define V3_LB_BASE2_ADR_BASE 0xff00 1752458716aSLinus Walleij #define V3_LB_BASE2_SWAP (3 << 6) 1762458716aSLinus Walleij #define V3_LB_BASE2_ENABLE (1 << 0) 1772458716aSLinus Walleij 1782458716aSLinus Walleij #define v3_addr_to_lb_base2(a) (((a) >> 16) & V3_LB_BASE2_ADR_BASE) 1792458716aSLinus Walleij 1802458716aSLinus Walleij /* 1812458716aSLinus Walleij * LB_MAP2 register bits (Local bus -> PCI IO) 1822458716aSLinus Walleij */ 1832458716aSLinus Walleij #define V3_LB_MAP2_MAP_ADR 0xff00 1842458716aSLinus Walleij 1852458716aSLinus Walleij #define v3_addr_to_lb_map2(a) (((a) >> 16) & V3_LB_MAP2_MAP_ADR) 1862458716aSLinus Walleij 1872458716aSLinus Walleij #endif 188