Home
last modified time | relevance | path

Searched +full:tx +full:- +full:enable (Results 1 – 25 of 1056) sorted by relevance

12345678910>>...43

/openbmc/linux/drivers/net/ethernet/aquantia/atlantic/hw_atl/
H A Dhw_atl_llh.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright (C) 2014-2019 aQuantia Corporation
5 * Copyright (C) 2019-2020 Marvell International Ltd.
65 /* get tx dma good octet counter */
68 /* get tx dma good packet counter */
89 /* get msm tx errors counter register */
92 /* get msm tx unicast frames counter register */
95 /* get msm tx multicast frames counter register */
98 /* get msm tx broadcast frames counter register */
101 /* get msm tx multicast octets counter register 1 */
[all …]
/openbmc/u-boot/include/
H A Dfsl_fman.h1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright 2010-2011 Freescale Semiconductor, Inc.
19 u32 fmbm_ier; /* interrupt enable register */
24 u32 fmbm_gde; /* global debug enable */
36 u32 fmqm_eien; /* error interrupt enable register */
39 u32 fmqm_ien; /* interrupt enable register */
119 /* FMBM_RCFG - Rx configuration */
124 /* FMBM_RST - Rx status */
127 /* FMBM_RFCA - Rx frame command attributes */
132 /* FMBM_RSTC - Rx statistics */
[all …]
H A Dfsl_dtsec.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright 2009-2011 Freescale Semiconductor, Inc.
30 u32 ipgifg; /* inter-packet/inter-frame gap */
31 u32 hafdup; /* half-duplex control */
46 u32 tr64; /* Tx and Rx 64 bytes frame */
47 u32 tr127; /* Tx and Rx 65 to 127 bytes frame */
48 u32 tr255; /* Tx and Rx 128 to 255 bytes frame */
49 u32 tr511; /* Tx and Rx 256 to 511 bytes frame */
50 u32 tr1k; /* Tx and Rx 512 to 1023 bytes frame */
51 u32 trmax; /* Tx and Rx 1024 to 1518 bytes frame */
[all …]
H A Dfsl_tgec.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright 2009-2011 Freescale Semiconductor, Inc.
17 u32 mac_addr_0; /* Lower 32 bits of 48-bit MAC address */
18 u32 mac_addr_1; /* Upper 16 bits of 48-bit MAC address */
25 u32 tx_ipg_length; /* Transmitter inter-packet-gap register */
26 u32 mac_addr_2; /* Lower 32 bits of the 2nd 48-bit MAC addr */
27 u32 mac_addr_3; /* Upper 16 bits of the 2nd 48-bit MAC addr */
33 u32 tx_frame_u; /* Tx frame counter upper */
34 u32 tx_frame_l; /* Tx frame counter lower */
41 u32 tx_pause_frame_u; /* Tx valid pause frame upper */
[all …]
/openbmc/linux/sound/arm/
H A Daaci.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * linux/sound/arm/aaci.c - ARM PrimeCell AACI PL041 driver
20 #define AACI_TXCR 0x004 /* 17 bits Control Tx FIFO */
23 #define AACI_IE 0x010 /* 7 bits Int Enable */
36 #define AACI_SLIEN 0x070 /* slot interrupt enable */
49 * TX/RX fifo control register (CR). P48
51 #define CR_FEN (1 << 16) /* fifo enable */
69 #define CR_EN (1 << 0) /* transmit enable */
76 #define SR_TXU (1 << 9) /* tx underrun */
78 #define SR_TXB (1 << 7) /* tx busy */
[all …]
/openbmc/linux/drivers/net/wan/
H A Dhd64570.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 /* SCA HD64570 register definitions - all addresses for mode 0 (8086 MPU)
24 #define DMER 0x09 /* DMA Master Enable */
32 #define IER0 0x14 /* Interrupt Enable 0 */
33 #define IER1 0x15 /* Interrupt Enable 1 */
34 #define IER2 0x16 /* Interrupt Enable 2 */
42 /* MSCI channel (port) 0 registers - offset 0x20
43 MSCI channel (port) 1 registers - offset 0x40 */
48 #define TRBL 0x00 /* TX/RX buffer L */
49 #define TRBH 0x01 /* TX/RX buffer H */
[all …]
H A Dhd64572.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * hd64572.h Description of the Hitachi HD64572 (SCA-II), valid for
8 * Copyright: (c) 2000-2001 Cyclades Corp.
15 * PC300 initial CVS version (3.4.0-pre1)
42 #define IER0 0x74 /* Interrupt Enable Register 0 */
43 #define IER1 0x78 /* Interrupt Enable Register 1 */
48 #define DTX_REG(reg, chan) (reg + 0x20*(2*chan + 1)) /* DMA Tx */
50 #define TTX_REG(reg, chan) (reg + 0x10*(2*chan + 1)) /* Timer Tx */
53 #define IR0_DTX(val, chan) ((val)<<(4*(2*chan + 1))) /* Int DMA Tx */
66 #define TXS 0x13d /* TX clock source */
[all …]
/openbmc/linux/drivers/media/rc/
H A Dene_ir.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 #define ENE_STATUS 0 /* hardware status - unused */
24 #define ENE_FW1_ENABLE 0x01 /* enable fw processing */
25 #define ENE_FW1_TXIRQ 0x02 /* TX interrupt pending */
30 #define ENE_FW1_WPATTERN 0x20 /* enable wake pattern */
31 #define ENE_FW1_WAKE 0x40 /* enable wake from S3 */
32 #define ENE_FW1_IRQ 0x80 /* enable interrupt */
39 #define ENE_FW2_EMMITER1_CONN 0x10 /* TX emmiter 1 connected */
40 #define ENE_FW2_EMMITER2_CONN 0x20 /* TX emmiter 2 connected */
43 #define ENE_FW2_LEARNING 0x80 /* hardware supports learning and TX */
[all …]
/openbmc/linux/drivers/net/ethernet/xilinx/
H A Dxilinx_axienet.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (c) 2010 - 2012 Xilinx, Inc. All rights reserved.
33 /* Jumbo frame support for Tx & Rx. Default: disabled (cleared) */
36 /* VLAN Rx & Tx frame support. Default: disabled (cleared) */
39 /* Enable recognition of flow control frames on Rx. Default: enabled (set) */
52 /* Enable Length/Type error checking for incoming frames. When this option is
60 /* Enable the transmitter. Default: enabled (set) */
63 /* Enable the receiver. Default: enabled (set) */
107 #define XAXIDMA_BD_CTRL_TXSOF_MASK 0x08000000 /* First tx packet */
108 #define XAXIDMA_BD_CTRL_TXEOF_MASK 0x04000000 /* Last tx packet */
[all …]
/openbmc/linux/drivers/net/ethernet/broadcom/
H A Db44.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 #define DEVCTRL_MPM 0x00000040 /* Magic Packet PME Enable (B0 only) */
10 #define DEVCTRL_PFE 0x00000080 /* Pattern Filtering Enable */
13 #define DEVCTRL_PME 0x00001000 /* PHY Mode Enable */
14 #define DEVCTRL_PMCE 0x00002000 /* PHY Mode Clocks Enable */
17 #define B44_BIST_STAT 0x000CUL /* Built-In Self-Test Status */
44 #define ISTAT_TX 0x01000000 /* TX Interrupt */
56 #define B44_TXBURST 0x00A0UL /* TX Max Burst Length */
59 #define MAC_CTRL_CRC32_ENAB 0x00000001 /* CRC32 Generation Enable */
66 #define MAC_FLOW_PAUSE_ENAB 0x00008000 /* Enable Pause Frame Generation */
[all …]
/openbmc/linux/drivers/media/i2c/adv748x/
H A Dadv748x-csi2.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Driver for Analog Devices ADV748X CSI-2 Transmitter
11 #include <media/v4l2-ctrls.h>
12 #include <media/v4l2-device.h>
13 #include <media/v4l2-ioctl.h>
17 int adv748x_csi2_set_virtual_channel(struct adv748x_csi2 *tx, unsigned int vc) in adv748x_csi2_set_virtual_channel() argument
19 return tx_write(tx, ADV748X_CSI_VC_REF, vc << ADV748X_CSI_VC_REF_SHIFT); in adv748x_csi2_set_virtual_channel()
25 * @tx: CSI2 private entity
28 * @src_pad: Pad number of source to link to this @tx
29 * @enable: Link enabled flag
[all …]
/openbmc/linux/drivers/usb/serial/
H A Dio_16654.h1 /* SPDX-License-Identifier: GPL-2.0+ */
21 // Numbers 0-7 are passed to the Edgeport directly. Numbers 8 and
22 // above are used internally to indicate that we must enable access
27 // the EdgePort firmware -- that includes THR, RHR, IER, FCR.
32 #define IER 1 // ! Interrupt Enable Register
44 #define XON1 12 // Bank2[ 4 ] Xon-1
45 #define XON2 13 // Bank2[ 5 ] Xon-2
46 #define XOFF1 14 // Bank2[ 6 ] Xoff-1
47 #define XOFF2 15 // Bank2[ 7 ] Xoff-2
57 #define IER_RX 0x01 // Enable receive interrupt
[all …]
/openbmc/linux/drivers/net/ethernet/sun/
H A Dsungem.h1 /* SPDX-License-Identifier: GPL-2.0 */
30 #define GREG_CFG_TXDMALIM 0x0000003e /* TX DMA grant limit */
39 * This auto-clearing does not occur when the alias at GREG_STAT2
45 #define GREG_STAT_TXINTME 0x00000001 /* TX INTME frame transferred */
46 #define GREG_STAT_TXALL 0x00000002 /* All TX frames transferred */
47 #define GREG_STAT_TXDONE 0x00000004 /* One TX frame transferred */
52 #define GREG_STAT_TXMAC 0x00004000 /* TX MAC signalled interrupt */
69 * signalled to the cpu. GREG_IACK can be used to clear specific top-level
96 * This register is used to perform a global reset of the RX and TX portions
97 * of the GEM asic. Setting the RX or TX reset bit will start the reset.
[all …]
H A Dsunqe.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define GLOB_MSIZE 0x0cUL /* Local-memory Size */
22 #define GLOB_CTRL_EPAR 0x00000020 /* Enable parity */
45 /* The following registers are for per-qe channel information/status. */
49 #define CREG_TXDS 0x0cUL /* TX descriptor ring ptr */
51 #define CREG_TIMASK 0x14UL /* TX Interrupt Mask */
56 #define CREG_TXWBUFPTR 0x28UL /* Local memory tx write ptr */
57 #define CREG_TXRBUFPTR 0x2cUL /* Local memory tx read ptr */
59 #define CREG_PIPG 0x34UL /* Inter-Frame Gap */
69 #define CREG_STAT_LCOLL 0x02000000 /* Late TX Collision */
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-dln2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for the Diolan DLN-2 USB-SPI adapter
99 * Enable/Disable SPI module. The disable command will wait for transfers to
102 static int dln2_spi_enable(struct dln2_spi *dln2, bool enable) in dln2_spi_enable() argument
108 } tx; in dln2_spi_enable() local
109 unsigned len = sizeof(tx); in dln2_spi_enable()
111 tx.port = dln2->port; in dln2_spi_enable()
113 if (enable) { in dln2_spi_enable()
115 len -= sizeof(tx.wait_for_completion); in dln2_spi_enable()
117 tx.wait_for_completion = DLN2_TRANSFERS_WAIT_COMPLETE; in dln2_spi_enable()
[all …]
/openbmc/linux/drivers/net/hamradio/
H A Dz8530.h1 /* SPDX-License-Identifier: GPL-2.0 */
34 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
39 #define EXT_INT_ENAB 0x1 /* Ext Int Enable */
40 #define TxINT_ENAB 0x2 /* Tx Int Enable */
50 #define WT_RDY_ENAB 0x80 /* Wait/Ready Enable */
56 #define RxENABLE 0x1 /* Rx Enable */
59 #define RxCRC_ENAB 0x8 /* Rx CRC Enable */
69 #define PAR_ENA 0x1 /* Parity Enable */
72 #define SYNC_ENAB 0 /* Sync Modes Enable */
89 #define TxCRC_ENAB 0x1 /* Tx CRC Enable */
[all …]
/openbmc/linux/include/uapi/linux/
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
24 #define UART_IER 1 /* Out: Interrupt Enable Register */
25 #define UART_IER_MSI 0x08 /* Enable Modem status interrupt */
26 #define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */
27 #define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */
28 #define UART_IER_RDI 0x01 /* Enable receiver data interrupt */
32 #define UART_IERX_SLEEP 0x10 /* Enable sleep mode */
54 #define UART_FCR_ENABLE_FIFO 0x01 /* Enable the FIFO */
60 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
113 #define UART_LCR_PARITY 0x08 /* Parity Enable */
[all …]
/openbmc/linux/drivers/net/ethernet/intel/igb/
H A De1000_82575.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2007 - 2018 Intel Corporation. */
62 /* Receive Descriptor - Advanced */
95 /* Transmit Descriptor - Advanced */
117 #define E1000_ADVTXD_DCMD_VLE 0x40000000 /* VLAN pkt enable */
118 #define E1000_ADVTXD_DCMD_TSE 0x80000000 /* TCP Seg enable */
134 /* IPSec Encrypt Enable for ESP */
141 #define E1000_TXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Tx Queue */
142 /* Tx Queue Arbitration Priority 0=low, 1=high */
145 #define E1000_RXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Rx Queue */
[all …]
/openbmc/linux/sound/soc/loongson/
H A Dloongson_i2s.h1 /* SPDX-License-Identifier: GPL-2.0 */
20 #define LS_I2S_TX_DATA 0x10 /* I2S DMA TX Address */
26 #define LS_I2S_TX_ORDER 0x100 /* TX DMA Order */
33 #define I2S_CTRL_RX_EN (1 << 13) /* RX enable */
34 #define I2S_CTRL_TX_EN (1 << 12) /* TX enable */
35 #define I2S_CTRL_RX_DMA_EN (1 << 11) /* DMA RX enable */
37 #define I2S_CTRL_TX_DMA_EN (1 << 7) /* DMA TX enable */
39 #define I2S_CTRL_MCLK_EN (1 << 3) /* Enable MCLK */
40 #define I2S_CTRL_RX_INT_EN (1 << 1) /* RX interrupt enable */
41 #define I2S_CTRL_TX_INT_EN (1 << 0) /* TX interrupt enable */
[all …]
/openbmc/qemu/hw/net/
H A Digb_regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
51 /* Receive Descriptor - Advanced */
94 /* Enable flexible speed on link-up */
107 #define IGP02E1000_AGC_LENGTH_SHIFT 9 /* Course - 15:13, Fine - 12:9 */
121 /* TX/RX descriptor defines */
170 #define E1000_ADVTXD_DCMD_VLE 0x40000000 /* VLAN pkt enable */
171 #define E1000_ADVTXD_DCMD_TSE 0x80000000 /* TCP Seg enable */
179 /* IPSec Encrypt Enable for ESP */
186 #define E1000_TXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Tx Queue */
189 #define E1000_RXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Rx Queue */
[all …]
H A De1000x_regs.h4 Copyright(c) 1999 - 2006 Intel Corporation.
23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
115 * RW - register is both readable and writable
116 * RO - register is read only
117 * WO - register is write only
118 * R/clr - register is read only and is cleared when read
119 * A - register array
121 #define E1000_CTRL 0x00000 /* Device Control - RW */
122 #define E1000_CTRL_DUP 0x00004 /* Device Control Duplicate (Shadow) - RW */
[all …]
/openbmc/linux/net/ncsi/
H A Dncsi-pkt.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 unsigned char revision; /* NCSI version - 0x01 */
75 /* AEN Enable */
101 unsigned char enable; /* Enable or disable */ member
106 /* Enable VLAN */
125 /* Enable Broadcast Filter */
133 /* Enable Global Multicast Filter */
236 unsigned char mac_enable; /* MAC addr enable flags */
239 __be16 vlan_enable; /* VLAN tag enable flags */
258 __be32 tx_bytes; /* Tx bytes */
[all …]
/openbmc/linux/drivers/media/radio/wl128x/
H A Dfmdrv_tx.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * This sub-module of FM driver implements FM TX functionality.
19 if (fmdev->tx_data.aud_mode == mode) in fm_tx_set_stereo_mono()
25 payload = (1 - mode); in fm_tx_set_stereo_mono()
31 fmdev->tx_data.aud_mode = mode; in fm_tx_set_stereo_mono()
115 /* Send command to enable RDS */ in fm_tx_set_rds_mode()
133 fmdev->tx_data.rds.flag = rds_en_dis; in fm_tx_set_rds_mode()
143 if (fmdev->curr_fmmode != FM_MODE_TX) in fm_tx_set_radio_text()
144 return -EPERM; in fm_tx_set_radio_text()
171 if (fmdev->curr_fmmode != FM_MODE_TX) in fm_tx_set_af()
[all …]
/openbmc/linux/drivers/net/ethernet/marvell/
H A Dsky2.h1 /* SPDX-License-Identifier: GPL-2.0 */
30 /* Yukon-2 */
32 PCI_Y2_PIG_ENA = 1<<31, /* Enable Plug-in-Go (YUKON-2) */
33 PCI_Y2_DLL_DIS = 1<<30, /* Disable PCI DLL (YUKON-2) */
34 PCI_SW_PWR_ON_RST= 1<<30, /* SW Power on Reset (Yukon-EX) */
35 PCI_Y2_PHY2_COMA = 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */
36 PCI_Y2_PHY1_COMA = 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */
37 PCI_Y2_PHY2_POWD = 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */
38 PCI_Y2_PHY1_POWD = 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */
42 PCI_ENA_L1_EVENT = 1<<7, /* Enable PEX L1 Event */
[all …]
/openbmc/linux/drivers/tty/serial/
H A Dsunzilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
24 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
58 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
63 #define EXT_INT_ENAB 0x1 /* Ext Int Enable */
64 #define TxINT_ENAB 0x2 /* Tx Int Enable */
75 #define WT_RDY_ENAB 0x80 /* Wait/Ready Enable */
81 #define RxENAB 0x1 /* Rx Enable */
84 #define RxCRC_ENAB 0x8 /* Rx CRC Enable */
95 #define PAR_ENAB 0x1 /* Parity Enable */
98 #define SYNC_ENAB 0 /* Sync Modes Enable */
[all …]

12345678910>>...43