Home
last modified time | relevance | path

Searched refs:tcg_gen_andi_i64 (Results 1 – 25 of 36) sorted by relevance

12

/openbmc/qemu/target/mips/tcg/
H A Docteon_translate.c59 tcg_gen_andi_i64(cpu_gpr[a->rd], t0, 0xff); in trans_BADDU()
125 tcg_gen_andi_i64(t0, t0, 0xffffffff); in trans_POP()
H A Dmsa_translate.c208 tcg_gen_andi_i64(t0, t0, eval_big); in gen_check_zero_element()
211 tcg_gen_andi_i64(t1, t1, eval_big); in gen_check_zero_element()
/openbmc/qemu/target/arm/tcg/
H A Dgengvec.c258 tcg_gen_andi_i64(t, t, dup_const(MO_8, 1)); in gen_srshr8_i64()
268 tcg_gen_andi_i64(t, t, dup_const(MO_16, 1)); in gen_srshr16_i64()
453 tcg_gen_andi_i64(t, t, dup_const(MO_8, 1)); in gen_urshr8_i64()
657 tcg_gen_andi_i64(t, t, mask); in gen_shr8_ins_i64()
658 tcg_gen_andi_i64(d, d, ~mask); in gen_shr8_ins_i64()
668 tcg_gen_andi_i64(t, t, mask); in gen_shr16_ins_i64()
669 tcg_gen_andi_i64(d, d, ~mask); in gen_shr16_ins_i64()
747 tcg_gen_andi_i64(t, t, mask); in gen_shl8_ins_i64()
748 tcg_gen_andi_i64(d, d, ~mask); in gen_shl8_ins_i64()
758 tcg_gen_andi_i64(t, t, mask); in gen_shl16_ins_i64()
[all …]
H A Dgengvec64.c59 tcg_gen_andi_i64(d, d, mask); in gen_xar8_i64()
60 tcg_gen_andi_i64(t, t, ~mask); in gen_xar8_i64()
72 tcg_gen_andi_i64(d, d, mask); in gen_xar16_i64()
73 tcg_gen_andi_i64(t, t, ~mask); in gen_xar16_i64()
H A Dtranslate-sve.c2931 tcg_gen_andi_i64(val, val, pred_esz_masks[esz] & psz_mask); in TRANS_FEAT()
3207 tcg_gen_andi_i64(diff, diff, -1 << a->esz); in trans_WHILE_ptr()
3214 tcg_gen_andi_i64(diff, diff, -1 << a->esz); in trans_WHILE_ptr()
4930 tcg_gen_andi_i64(temp, temp, pred_esz_masks[esz] & psz_mask); in trans_LD1R_zpri()
6096 tcg_gen_andi_i64(d, d, mask); in gen_ushll_i64()
6515 tcg_gen_andi_i64(d, d, mask); in gen_shrnb_i64()
6570 tcg_gen_andi_i64(n, n, ~mask); in TRANS_FEAT()
6571 tcg_gen_andi_i64(d, d, mask); in TRANS_FEAT()
7166 tcg_gen_andi_i64(tmp, tmp, elements - 1); in TRANS_FEAT()
7173 tcg_gen_andi_i64(dbit, tmp, 7); in TRANS_FEAT()
[all …]
H A Dtranslate.h420 tcg_gen_andi_i64(d, s, INT64_MAX); in gen_vfp_absd()
H A Dtranslate-a64.c266 tcg_gen_andi_i64(dst, src, ~MAKE_64BIT_MASK(56, 4)); in gen_address_with_allocation_tag0()
1472 tcg_gen_andi_i64(tcg_cmp, cpu_reg(s, a->rt), 1ULL << a->bitpos); in trans_TBZ()
3992 tcg_gen_andi_i64(clean_addr, clean_addr, -size); in trans_STZGM()
4023 tcg_gen_andi_i64(clean_addr, clean_addr, -size); in trans_STGM()
4055 tcg_gen_andi_i64(clean_addr, clean_addr, -size); in trans_LDGM()
4081 tcg_gen_andi_i64(addr, addr, -TAG_GRANULE); in trans_LDG()
4485 TRANS(AND_i, gen_rri_log, a, false, tcg_gen_andi_i64) in TRANS() argument
4488 TRANS(ANDS_i, gen_rri_log, a, true, tcg_gen_andi_i64) in TRANS()
7609 tcg_gen_andi_i64(tcg_shift, cpu_reg(s, rm), sf ? 63 : 31); in handle_shift_reg()
7646 tcg_gen_andi_i64(tcg_val, cpu_reg(s, rm), mask); in handle_crc32()
/openbmc/qemu/target/alpha/
H A Dtranslate.c340 tcg_gen_andi_i64(addr, addr, ~0x7); in gen_load_int()
396 tcg_gen_andi_i64(addr, addr, ~0x7); in gen_store_int()
892 tcg_gen_andi_i64(tmp, tmp, 0x3f); in gen_ext_h()
947 tcg_gen_andi_i64(shift, shift, 0x3f); in gen_ins_h()
1002 tcg_gen_andi_i64(shift, shift, 0x3f); in gen_msk_h()
1811 tcg_gen_andi_i64(tmp, vb, 0x3f); in translate_one()
1826 tcg_gen_andi_i64(tmp, vb, 0x3f); in translate_one()
2363 tcg_gen_andi_i64(tmp, vb, ~3); in translate_one()
2367 tcg_gen_andi_i64(cpu_pc, vb, ~3); in translate_one()
2627 tcg_gen_andi_i64(tmp, vb, 1); in translate_one()
[all …]
/openbmc/qemu/scripts/coccinelle/
H A Dtcg_gen_extract.cocci57 tcg_gen_andi_i64@and_p
101 -tcg_gen_andi_i64@and_p(ret, ret, msk);
/openbmc/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_farith.c.inc111 tcg_gen_andi_i64(dest, src, MAKE_64BIT_MASK(0, 31));
129 tcg_gen_andi_i64(dest, src, MAKE_64BIT_MASK(0, 63));
H A Dtrans_fmov.c.inc131 tcg_gen_andi_i64(dest, dest, fcsr_mask[a->fcsrs]);
/openbmc/qemu/target/s390x/tcg/
H A Dtranslate.c1341 tcg_gen_andi_i64(cc_dst, o->out, mask); in op_andi()
1420 tcg_gen_andi_i64(t, t, 0x0f000000); in save_link_info()
3101 tcg_gen_andi_i64(o->out, o->in2, -256); in op_lzrb()
3503 tcg_gen_andi_i64(cc_dst, o->out, mask); in op_ori()
3666 tcg_gen_andi_i64(o->out, o->in2, mask); in op_risbg()
3668 tcg_gen_andi_i64(o->in2, o->in2, mask); in op_risbg()
3726 tcg_gen_andi_i64(cc_dst, o->out, mask); in op_rosbg()
3935 tcg_gen_andi_i64(o->out, o->out, ~sign); in op_sla()
3936 tcg_gen_andi_i64(o->in1, o->in1, sign); in op_sla()
4326 tcg_gen_andi_i64(psw_mask, psw_mask, in op_stnosm()
[all …]
H A Dtranslate_vx.c.inc174 tcg_gen_andi_i64(tmp, enr, NUM_VEC_ELEMENTS(es) - 1);
1415 tcg_gen_andi_i64(tl, cl, 1);
2197 tcg_gen_andi_i64(shift, shift, byte ? 0x78 : 7);
2318 tcg_gen_andi_i64(th, th, 1);
3253 tcg_gen_andi_i64(tmp, tmp, (1ull << 63) - 1);
/openbmc/qemu/tcg/
H A Dtcg-op-gvec.c2814 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_shl8i_i64()
2821 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_shl16i_i64()
2879 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_shr8i_i64()
2886 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_shr16i_i64()
3039 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_rotl8i_i64()
3050 tcg_gen_andi_i64(d, d, mask); in tcg_gen_vec_rotl16i_i64()
3381 tcg_gen_andi_i64(t, b, 63); in tcg_gen_shl_mod_i64()
3444 tcg_gen_andi_i64(t, b, 63); in tcg_gen_shr_mod_i64()
3507 tcg_gen_andi_i64(t, b, 63); in tcg_gen_sar_mod_i64()
3570 tcg_gen_andi_i64(t, b, 63); in tcg_gen_rotl_mod_i64()
[all …]
H A Dtcg-op.c2148 tcg_gen_andi_i64(ret, arg, 0xffu); in tcg_gen_ext8u_i64()
2160 tcg_gen_andi_i64(ret, arg, 0xffffu); in tcg_gen_ext16u_i64()
2172 tcg_gen_andi_i64(ret, arg, 0xffffffffu); in tcg_gen_ext32u_i64()
2339 tcg_gen_andi_i64(t0, t1, m); /* t0 = ..gh..cd */ in tcg_gen_hswap_i64()
2342 tcg_gen_andi_i64(t1, t1, m); /* t1 = ..ef..ab */ in tcg_gen_hswap_i64()
2663 tcg_gen_andi_i64(t1, arg2, mask); in tcg_gen_deposit_i64()
2668 tcg_gen_andi_i64(ret, arg1, ~(mask << ofs)); in tcg_gen_deposit_i64()
2685 tcg_gen_andi_i64(ret, arg, (1ull << len) - 1); in tcg_gen_deposit_z_i64()
2753 tcg_gen_andi_i64(ret, arg, (1ull << len) - 1); in tcg_gen_deposit_z_i64()
2772 tcg_gen_andi_i64(ret, arg, (1ull << len) - 1); in tcg_gen_extract_i64()
[all …]
/openbmc/qemu/target/hppa/
H A Dtranslate.c1544 tcg_gen_andi_i64(tmp, tmp, 030); in space_select()
2147 tcg_gen_andi_i64(dest, dest, -4); in trans_mfia()
2361 tcg_gen_andi_i64(tmp, tmp, ~a->i); in trans_rsm()
3006 tcg_gen_andi_i64(addc, addc, 1); in trans_ds()
3214 tcg_gen_andi_i64(tmp, r2, mask); in gen_mixh_l()
3215 tcg_gen_andi_i64(dst, r1, mask); in gen_mixh_l()
3230 tcg_gen_andi_i64(tmp, r1, mask); in gen_mixh_r()
3231 tcg_gen_andi_i64(dst, r2, mask); in gen_mixh_r()
3386 tcg_gen_andi_i64(ofs, ofs, ~3); in trans_stby()
3420 tcg_gen_andi_i64(ofs, ofs, ~7); in trans_stdby()
[all …]
/openbmc/qemu/target/ppc/translate/
H A Dvmx-impl.c.inc896 tcg_gen_andi_i64(t0, n, 64);
910 tcg_gen_andi_i64(n, n, 0x3F);
956 tcg_gen_andi_i64(t0, b, 64);
958 tcg_gen_andi_i64(t0, b, 0x3F);
967 tcg_gen_andi_i64(t0, e, 64);
969 tcg_gen_andi_i64(t0, e, 0x3F);
1012 tcg_gen_andi_i64(t1, vrb, 64);
1015 tcg_gen_andi_i64(n, vrb, 0x3F);
2104 tcg_gen_andi_i64(hi, hi, c);
2105 tcg_gen_andi_i64(lo, lo, c);
[all …]
H A Dfp-impl.c.inc332 tcg_gen_andi_i64(t1, t0, ~(1ULL << 63));
481 tcg_gen_andi_i64(tnew_fpscr, tnew_fpscr,
494 tcg_gen_andi_i64(fpscr_masked, fpscr, mask);
506 tcg_gen_andi_i64(fpscr_masked, fpscr, ~clear_mask);
559 tcg_gen_andi_i64(t1, t1, FP_RN);
575 tcg_gen_andi_i64(t1, t1, FP_DRN);
H A Dvsx-impl.c.inc748 tcg_gen_andi_i64(a, a, SGN_MASK_DP);
749 tcg_gen_andi_i64(b, b, ~SGN_MASK_DP);
755 tcg_gen_andi_i64(a, a, SGN_MASK_SP);
756 tcg_gen_andi_i64(b, b, ~SGN_MASK_SP);
1909 tcg_gen_andi_i64(xth, ra, 0x800FFFFFFFFFFFFF);
1910 tcg_gen_andi_i64(t0, rb, 0x7FF);
1941 tcg_gen_andi_i64(t0, xbh, 0x7FFF);
2034 tcg_gen_andi_i64(t0, xbh, 0xFF000000FF);
2039 tcg_gen_andi_i64(t0, xbl, 0xFF000000FF);
2095 tcg_gen_andi_i64(xth, xth, 0xFF000000FF);
[all …]
/openbmc/qemu/target/riscv/insn_trans/
H A Dtrans_rvzfh.c.inc334 tcg_gen_andi_i64(dest, rs1, ~MAKE_64BIT_MASK(15, 1));
349 tcg_gen_andi_i64(dest, rs2, MAKE_64BIT_MASK(15, 1));
H A Dtrans_rvf.c.inc340 tcg_gen_andi_i64(dest, rs1, ~MAKE_64BIT_MASK(31, 1));
355 tcg_gen_andi_i64(dest, rs2, MAKE_64BIT_MASK(31, 1));
H A Dtrans_rvd.c.inc313 tcg_gen_andi_i64(dest, src1, ~INT64_MIN);
317 tcg_gen_andi_i64(t0, src2, INT64_MIN);
/openbmc/qemu/include/tcg/
H A Dtcg-op.h185 #define tcg_gen_andi_tl tcg_gen_andi_i64
H A Dtcg-op-common.h189 void tcg_gen_andi_i64(TCGv_i64 ret, TCGv_i64 arg1, int64_t arg2);
/openbmc/qemu/target/hexagon/
H A Dgen_tcg.h646 tcg_gen_andi_i64(carry, carry, 1); \
660 tcg_gen_andi_i64(carry, carry, 1); \

12