Home
last modified time | relevance | path

Searched refs:XCHAL_NUM_URAM (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h168 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h170 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h188 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h175 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h174 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h173 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h245 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h210 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h217 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h221 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h220 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h199 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h245 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h288 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h287 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h287 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h287 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h265 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h291 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h309 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h394 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/ macro