Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_XEA1 (Results 1 – 22 of 22) sorted by relevance

/openbmc/u-boot/arch/xtensa/cpu/
H A Dstart.S132 #if XCHAL_HAVE_XEA1
353 #if !XCHAL_HAVE_XEA1
442 #if XCHAL_HAVE_XEA1
/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h296 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h298 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h305 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h327 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h326 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h325 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h375 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h385 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h361 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h375 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h374 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h353 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h415 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h458 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h479 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h458 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h457 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h457 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h493 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h514 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h593 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */ macro