Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_FULL_RESET (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h57 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h56 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h57 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h58 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h57 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h56 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h79 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h78 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h77 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h78 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h77 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h56 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h79 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h79 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h58 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h80 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */ macro