Home
last modified time | relevance | path

Searched refs:XCHAL_DCACHE_LINE_LOCKABLE (Results 1 – 25 of 27) sorted by relevance

12

/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_cache.S33 #if XCHAL_DCACHE_LINE_LOCKABLE
62 #if XCHAL_DCACHE_LINE_LOCKABLE
83 #if XCHAL_DCACHE_LINE_LOCKABLE
117 #if XCHAL_DCACHE_LINE_LOCKABLE
/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h152 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h154 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h168 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/linux/arch/xtensa/include/asm/
H A Dcacheasm.h85 #if XCHAL_DCACHE_LINE_LOCKABLE && XCHAL_DCACHE_SIZE
/openbmc/u-boot/arch/xtensa/include/asm/
H A Dcacheasm.h83 #if XCHAL_DCACHE_LINE_LOCKABLE && XCHAL_DCACHE_SIZE
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h159 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h158 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h157 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h223 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h190 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h197 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h201 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h200 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h179 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h223 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h259 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h258 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h258 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h258 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h236 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h270 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h288 #define XCHAL_DCACHE_LINE_LOCKABLE 0 macro
/openbmc/linux/arch/xtensa/kernel/
H A Dhead.S173 #if XCHAL_DCACHE_LINE_LOCKABLE
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h368 #define XCHAL_DCACHE_LINE_LOCKABLE 1 macro

12