Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__WCB_MASK (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c658 UVD_CGC_GATE__WCB_MASK |
691 UVD_CGC_GATE__WCB_MASK |
1315 UVD_CGC_GATE__WCB_MASK | in uvd_v6_0_enable_clock_gating()
1403 UVD_CGC_GATE__WCB_MASK |
H A Duvd_v5_0.c658 UVD_CGC_GATE__WCB_MASK | in uvd_v5_0_enable_clock_gating()
745 UVD_CGC_GATE__WCB_MASK |
H A Dvcn_v4_0_3.c559 | UVD_CGC_GATE__WCB_MASK in vcn_v4_0_3_disable_clock_gating()
H A Duvd_v7_0.c1689 UVD_CGC_GATE__WCB_MASK |
H A Dvcn_v2_0.c525 | UVD_CGC_GATE__WCB_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v4_0.c694 | UVD_CGC_GATE__WCB_MASK in vcn_v4_0_disable_clock_gating()
H A Dvcn_v1_0.c500 | UVD_CGC_GATE__WCB_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_5.c608 | UVD_CGC_GATE__WCB_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c730 | UVD_CGC_GATE__WCB_MASK in vcn_v3_0_disable_clock_gating()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h414 #define UVD_CGC_GATE__WCB_MASK … macro
H A Duvd_4_0_sh_mask.h116 #define UVD_CGC_GATE__WCB_MASK 0x00020000L macro
H A Duvd_3_1_sh_mask.h157 #define UVD_CGC_GATE__WCB_MASK 0x20000 macro
H A Duvd_4_2_sh_mask.h157 #define UVD_CGC_GATE__WCB_MASK 0x20000 macro
H A Duvd_6_0_sh_mask.h171 #define UVD_CGC_GATE__WCB_MASK 0x20000 macro
H A Duvd_5_0_sh_mask.h169 #define UVD_CGC_GATE__WCB_MASK 0x20000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h842 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_2_5_sh_mask.h1912 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1861 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3583 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2642 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_4_0_0_sh_mask.h77 #define UVD_CGC_GATE__WCB_MASK … macro
H A Dvcn_4_0_3_sh_mask.h77 #define UVD_CGC_GATE__WCB_MASK … macro