Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__LMI_MC_MASK (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c647 UVD_CGC_GATE__LMI_MC_MASK |
679 UVD_CGC_GATE__LMI_MC_MASK |
1303 UVD_CGC_GATE__LMI_MC_MASK | in uvd_v6_0_enable_clock_gating()
1392 UVD_CGC_GATE__LMI_MC_MASK |
H A Duvd_v5_0.c647 UVD_CGC_GATE__LMI_MC_MASK | in uvd_v5_0_enable_clock_gating()
734 UVD_CGC_GATE__LMI_MC_MASK |
H A Dvcn_v4_0_3.c554 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v4_0_3_disable_clock_gating()
H A Duvd_v7_0.c1678 UVD_CGC_GATE__LMI_MC_MASK |
H A Dvcn_v2_0.c513 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v4_0.c682 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v4_0_disable_clock_gating()
H A Dvcn_v1_0.c488 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_5.c596 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c718 | UVD_CGC_GATE__LMI_MC_MASK in vcn_v3_0_disable_clock_gating()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h402 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Duvd_4_0_sh_mask.h82 #define UVD_CGC_GATE__LMI_MC_MASK 0x00000020L macro
H A Duvd_3_1_sh_mask.h133 #define UVD_CGC_GATE__LMI_MC_MASK 0x20 macro
H A Duvd_4_2_sh_mask.h133 #define UVD_CGC_GATE__LMI_MC_MASK 0x20 macro
H A Duvd_6_0_sh_mask.h147 #define UVD_CGC_GATE__LMI_MC_MASK 0x20 macro
H A Duvd_5_0_sh_mask.h145 #define UVD_CGC_GATE__LMI_MC_MASK 0x20 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h830 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_2_5_sh_mask.h1900 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_2_0_0_sh_mask.h1849 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_2_6_0_sh_mask.h3571 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_3_0_0_sh_mask.h2630 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_4_0_0_sh_mask.h65 #define UVD_CGC_GATE__LMI_MC_MASK macro
H A Dvcn_4_0_3_sh_mask.h65 #define UVD_CGC_GATE__LMI_MC_MASK macro