Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__IDCT_MODE_MASK (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h456 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Duvd_4_0_sh_mask.h38 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x00800000L macro
H A Duvd_3_1_sh_mask.h251 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_4_2_sh_mask.h251 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_6_0_sh_mask.h275 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_5_0_sh_mask.h273 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v2_0.c543 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_0_disable_clock_gating()
619 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
680 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v4_0.c714 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_disable_clock_gating()
799 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v4_0_disable_clock_gating_dpg_mode()
857 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_enable_clock_gating()
H A Dvcn_v1_0.c518 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v1_0_disable_clock_gating()
618 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v1_0_enable_clock_gating()
676 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Dvcn_v2_5.c629 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_5_disable_clock_gating()
706 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
768 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Duvd_v5_0.c703 UVD_CGC_CTRL__IDCT_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
H A Dvcn_v3_0.c751 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v3_0_disable_clock_gating()
850 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v3_0_clock_gating_dpg_mode()
909 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v3_0_enable_clock_gating()
H A Duvd_v6_0.c1360 UVD_CGC_CTRL__IDCT_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
H A Dvcn_v4_0_3.c645 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v4_0_3_disable_clock_gating_dpg_mode()
H A Duvd_v7_0.c1644 UVD_CGC_CTRL__IDCT_MODE_MASK |
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h949 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2017 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h1968 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h3688 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2747 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_4_0_0_sh_mask.h125 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro
H A Dvcn_4_0_3_sh_mask.h125 #define UVD_CGC_CTRL__IDCT_MODE_MASK macro