Home
last modified time | relevance | path

Searched refs:MISC (Results 1 – 25 of 47) sorted by relevance

12

/openbmc/openbmc-build-scripts/jenkins/
H A DREADME.md8 | CI-MISC/ci-build-seed | jenkins/build-seed | |
9 | CI-MISC/ci-meta | jenkins/run-meta-ci | Deprecated |
10 | CI-MISC/ci-openbmc-build-scripts | jenkins/run-build-script-ci | |
11 | CI-MISC/ci-repository-ppc64le | run-unit-test-docker.sh | |
12 | CI-MISC/openbmc-node-cleaner | sstate-cache-management.sh | [1] |
13 | CI-MISC/openbmc-userid-validation | jenkins/userid-validation | |
14 | CI-MISC/run-ci-in-qemu | run-qemu-robot-test.sh | |
/openbmc/u-boot/arch/arm/mach-stm32/
H A DKconfig8 select MISC
24 select MISC
62 select MISC
/openbmc/u-boot/drivers/reset/aspeed/
H A DKconfig9 is that some reset signals, like I2C or MISC reset multiple devices.
19 is that some reset signals, like I2C or MISC reset multiple devices.
29 is that some reset signals, like I2C or MISC reset multiple devices.
/openbmc/u-boot/drivers/misc/
H A DKconfig7 config MISC config
36 depends on MISC
43 depends on MISC
51 depends on MISC
64 depends on MISC
195 depends on ARCH_STM32MP && MISC
204 depends on (STM32 || ARCH_STM32MP) && MISC
251 depends on MISC
258 depends on MISC && SPL && SPL_DM
315 depends on MISC
[all …]
/openbmc/linux/drivers/infiniband/hw/hfi1/
H A Dchip_registers.h12 #define MISC (CORE + 0x000000500000) macro
558 #define MISC_CFG_FW_CTRL (MISC + 0x000000001000)
562 #define MISC_CFG_RSA_CMD (MISC + 0x000000000A08)
563 #define MISC_CFG_RSA_MODULUS (MISC + 0x000000000400)
564 #define MISC_CFG_RSA_MU (MISC + 0x000000000A10)
565 #define MISC_CFG_RSA_R2 (MISC + 0x000000000000)
566 #define MISC_CFG_RSA_SIGNATURE (MISC + 0x000000000200)
567 #define MISC_CFG_SHA_PRELOAD (MISC + 0x000000000A00)
568 #define MISC_ERR_CLEAR (MISC + 0x000000002010)
569 #define MISC_ERR_MASK (MISC + 0x000000002008)
[all …]
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dqca,ath79-misc-intc.txt1 Binding for Qualcomm Atheros AR7xxx/AR9XXX MISC interrupt controller
3 The MISC interrupt controller is a secondary controller for lower priority
/openbmc/linux/drivers/mfd/
H A Dmt6358-irq.c29 MT6357_TOP_GEN(MISC),
40 MT6358_TOP_GEN(MISC),
51 MT6359_TOP_GEN(MISC),
/openbmc/linux/drivers/usb/misc/sisusbvga/
H A Dsisusb_struct.h73 unsigned char MISC; member
/openbmc/openbmc/poky/meta/recipes-graphics/xorg-lib/
H A Dlibxext_1.3.6.bb7 XC-APPGROUP, XC-MISC, XTEST. libXext also provides a small set of \
/openbmc/linux/drivers/pci/hotplug/
H A Dcpqphp.h142 MISC = offsetof(struct ctrl_reg, misc), enumerator
474 misc = readw(ctrl->hpc_reg + MISC); in set_SOGO()
476 writew(misc, ctrl->hpc_reg + MISC); in set_SOGO()
603 misc = readw(ctrl->hpc_reg + MISC); in get_controller_speed()
H A Dcpqphp_core.c1153 temp_word = readw(ctrl->hpc_reg + MISC); in cpqhpc_probe()
1155 writew(temp_word, ctrl->hpc_reg + MISC); in cpqhpc_probe()
1269 misc = readw(ctrl->hpc_reg + MISC); in unload_cpqphpd()
1271 writew(misc, ctrl->hpc_reg + MISC); in unload_cpqphpd()
/openbmc/u-boot/drivers/net/
H A Dax88180.c139 MISC, MISC_NORMAL}, { in ax88180_mac_reset()
157 OUTW (dev, MISC_RESET_MAC, MISC); in ax88180_mac_reset()
158 tmpval = INW (dev, MISC); in ax88180_mac_reset()
H A Dax88180.h226 #define MISC (CMD_BASE + 0x0068) macro
/openbmc/u-boot/include/faraday/
H A Dftpmu010.h26 unsigned int MISC; /* 0x2C */ member
/openbmc/linux/drivers/infiniband/sw/rdmavt/
H A Dvt.c280 MISC, enumerator
383 case MISC: in check_support()
/openbmc/u-boot/drivers/usb/dwc3/
H A DKconfig42 depends on DM_USB && USB_DWC3 && MISC
/openbmc/linux/drivers/accel/ivpu/
H A Divpu_drv.h81 ivpu_dbg(vdev, MISC, "Using WA: " #wa_name "\n"); \
H A Divpu_hw_40xx.c117 ivpu_dbg(vdev, MISC, "Platform type: %s (%d)\n", in ivpu_hw_read_platform()
715 ivpu_dbg(vdev, MISC, "Fuse: %d tiles enabled. Tile number %d disabled\n", in ivpu_hw_40xx_info_init()
718 ivpu_dbg(vdev, MISC, "Fuse: All %d tiles enabled\n", TILE_MAX_NUM); in ivpu_hw_40xx_info_init()
803 ivpu_dbg(vdev, MISC, "Buttress ATS: %s\n", in ivpu_hw_40xx_ats_print()
H A Divpu_drv.c446 ivpu_dbg(vdev, MISC, "Mapping BAR0 (RegV) %pR\n", bar0); in ivpu_pci_init()
453 ivpu_dbg(vdev, MISC, "Mapping BAR4 (RegB) %pR\n", bar4); in ivpu_pci_init()
/openbmc/u-boot/drivers/clk/at91/
H A DKconfig4 select MISC
/openbmc/linux/drivers/net/ethernet/realtek/
H A Dr8169_main.c324 MISC = 0xf0, /* 8168e only. */ enumerator
2562 RTL_W32(tp, MISC, RTL_R32(tp, MISC) & ~RXDV_GATED_EN); in rtl_disable_rxdvgate()
2567 RTL_W32(tp, MISC, RTL_R32(tp, MISC) | RXDV_GATED_EN); in rtl_enable_rxdvgate()
3011 RTL_W32(tp, MISC, RTL_R32(tp, MISC) | TXPLA_RST); in rtl_hw_start_8168e_1()
3012 RTL_W32(tp, MISC, RTL_R32(tp, MISC) & ~TXPLA_RST); in rtl_hw_start_8168e_1()
3046 RTL_W32(tp, MISC, RTL_R32(tp, MISC) | PWM_EN); in rtl_hw_start_8168e_2()
3067 RTL_W32(tp, MISC, RTL_R32(tp, MISC) | PWM_EN); in rtl_hw_start_8168f()
3607 RTL_W32(tp, MISC, (RTL_R32(tp, MISC) | DISABLE_LAN_EN) & ~EARLY_TALLY_EN); in rtl_hw_start_8106()
/openbmc/linux/drivers/clk/samsung/
H A Dclk-s5pv210.c63 #define MISC 0xe000 macro
383 MUX(MOUT_CLKOUT, "mout_clkout", mout_clkout_p, MISC, 8, 2),
/openbmc/linux/arch/m68k/ifpsp060/
H A DREADME71 MISC Release file version numbers
/openbmc/qemu/hw/misc/
H A Dmps2-fpgaio.c40 REG32(MISC, 0x4c)
/openbmc/u-boot/arch/arm/mach-tegra/
H A DKconfig39 select MISC

12