/openbmc/u-boot/arch/arm/dts/ |
H A D | stm32f746.dtsi | 2 * Copyright 2016 - Michael Kurz <michi.kurz@gmail.com> 3 * Copyright 2016 - Vikas MANOCHA <vikas.manocha@st.com> 7 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 9 * This file is dual-licensed: you can use it either under the terms 48 #include "armv7-m.dtsi" 49 #include <dt-bindings/pinctrl/stm32f746-pinfunc.h> 50 #include <dt-bindings/clock/stm32fx-clock.h> 51 #include <dt-bindings/mfd/stm32f7-rcc.h> 54 clocks { 55 clk_hse: clk-hse { [all …]
|
H A D | sama5d2.dtsi | 14 clocks { 16 compatible = "fixed-clock"; 17 #clock-cells = <0>; 18 clock-frequency = <0>; 22 compatible = "fixed-clock"; 23 #clock-cells = <0>; 24 clock-frequency = <0>; 29 compatible = "simple-bus"; 30 #address-cells = <1>; 31 #size-cells = <1>; [all …]
|
H A D | imx6qp.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 10 compatible = "mmio-sram"; 12 clocks = <&clks IMX6QDL_CLK_OCRAM>; 16 compatible = "mmio-sram"; 18 clocks = <&clks IMX6QDL_CLK_OCRAM>; 21 aips-bus@2100000 { 22 pre1: pre@21c8000 { 23 compatible = "fsl,imx6qp-pre"; 26 clocks = <&clks IMX6QDL_CLK_PRE0>; 27 clock-names = "axi"; [all …]
|
H A D | zynqmp-clk-ccf.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 14 clocks = <&clkc 71>; 20 clocks = <&clkc 72>; 26 clocks = <&clkc 73>; 32 clocks = <&clkc 74>; 36 u-boot,dm-pre-reloc; 37 compatible = "fixed-clock"; 38 #clock-cells = <0>; 39 clock-frequency = <33333333>; 43 u-boot,dm-pre-reloc; [all …]
|
H A D | sama5d3.dtsi | 2 * sama5d3.dtsi - Device Tree Include file for SAMA5D3 family SoC 12 #include <dt-bindings/dma/at91.h> 13 #include <dt-bindings/pinctrl/at91.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/clock/at91.h> 21 interrupt-parent = <&aic>; 44 #address-cells = <1>; 45 #size-cells = <0>; 48 compatible = "arm,cortex-a5"; [all …]
|
H A D | bcm6858.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 10 #address-cells = <2>; 11 #size-cells = <2>; 14 #address-cells = <2>; 15 #size-cells = <0>; 16 u-boot,dm-pre-reloc; 19 compatible = "arm,cortex-a53", "arm,armv8"; 22 next-level-cache = <&l2>; 23 u-boot,dm-pre-reloc; 27 compatible = "arm,cortex-a53", "arm,armv8"; [all …]
|
H A D | exynos7420.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 9 /dts-v1/; 11 #include <dt-bindings/clock/exynos7420-clk.h> 16 compatible = "fixed-clock"; 17 clock-output-names = "fin_pll"; 18 u-boot,dm-pre-reloc; 19 #clock-cells = <0>; 22 clock_topc: clock-controller@10570000 { 23 compatible = "samsung,exynos7-clock-topc"; 25 u-boot,dm-pre-reloc; [all …]
|
H A D | socfpga_arria10.dtsi | 17 #include <dt-bindings/interrupt-controller/arm-gic.h> 18 #include <dt-bindings/reset/altr,rst-mgr-a10.h> 21 #address-cells = <1>; 22 #size-cells = <1>; 25 tick-timer = &timer2; 26 u-boot,dm-pre-reloc; 30 #address-cells = <1>; 31 #size-cells = <0>; 32 enable-method = "altr,socfpga-a10-smp"; 35 compatible = "arm,cortex-a9"; [all …]
|
H A D | mt7629.dtsi | 5 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/mt7629-clk.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/power/mt7629-power.h> 13 #include <dt-bindings/reset/mtk-reset.h> 18 interrupt-parent = <&sysirq>; 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
H A D | at91sam9261.dtsi | 2 * at91sam9261.dtsi - Device Tree Include file for AT91SAM9261 SoC 4 * Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com> 10 #include <dt-bindings/pinctrl/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/clock/at91.h> 18 interrupt-parent = <&aic>; 38 compatible = "arm,arm926ej-s"; 47 clocks { 49 compatible = "fixed-clock"; [all …]
|
H A D | bcm63158.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 10 #address-cells = <2>; 11 #size-cells = <2>; 14 #address-cells = <2>; 15 #size-cells = <0>; 16 u-boot,dm-pre-reloc; 19 compatible = "arm,cortex-a53", "arm,armv8"; 22 next-level-cache = <&l2>; 23 u-boot,dm-pre-reloc; 27 compatible = "arm,cortex-a53", "arm,armv8"; [all …]
|
H A D | mt7623.dtsi | 5 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/mt7623-clk.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/power/mt7623-power.h> 13 #include <dt-bindings/reset/mtk-reset.h> 18 interrupt-parent = <&sysirq>; 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
H A D | at91sam9rl.dtsi | 2 * at91sam9rl.dtsi - Device Tree Include file for AT91SAM9RL family SoC 4 * Copyright (C) 2014 Alexandre Belloni <alexandre.belloni@free-electrons.com> 10 #include <dt-bindings/pinctrl/at91.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/pwm/pwm.h> 19 interrupt-parent = <&aic>; 42 compatible = "arm,arm926ej-s"; 51 clocks { [all …]
|
H A D | sama5d4.dtsi | 2 * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC 7 * This file is dual-licensed: you can use it either under the terms 47 #include <dt-bindings/clock/at91.h> 48 #include <dt-bindings/dma/at91.h> 49 #include <dt-bindings/pinctrl/at91.h> 50 #include <dt-bindings/interrupt-controller/irq.h> 51 #include <dt-bindings/gpio/gpio.h> 56 interrupt-parent = <&aic>; 81 #address-cells = <1>; 82 #size-cells = <0>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6qp.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 10 compatible = "mmio-sram"; 13 #address-cells = <1>; 14 #size-cells = <1>; 15 clocks = <&clks IMX6QDL_CLK_OCRAM>; 19 compatible = "mmio-sram"; 22 #address-cells = <1>; 23 #size-cells = <1>; 24 clocks = <&clks IMX6QDL_CLK_OCRAM>; 28 pre1: pre@21c8000 { [all …]
|
/openbmc/u-boot/arch/mips/dts/ |
H A D | brcm,bcm6838.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 13 #address-cells = <1>; 14 #size-cells = <0>; 15 u-boot,dm-pre-reloc; 18 compatible = "brcm,bcm6838-cpu", "mips,mips4Kc"; 21 u-boot,dm-pre-reloc; 25 compatible = "brcm,bcm6838-cpu", "mips,mips4Kc"; 28 u-boot,dm-pre-reloc; 32 clocks { 33 compatible = "simple-bus"; [all …]
|
H A D | brcm,bcm6328.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6328-clock.h> 7 #include <dt-bindings/dma/bcm6328-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/power-domain/bcm6328-power-domain.h> 10 #include <dt-bindings/reset/bcm6328-reset.h> 22 #address-cells = <1>; 23 #size-cells = <0>; 24 u-boot,dm-pre-reloc; 27 compatible = "brcm,bcm6328-cpu", "mips,mips4Kc"; [all …]
|
H A D | brcm,bcm6368.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6368-clock.h> 7 #include <dt-bindings/dma/bcm6368-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/reset/bcm6368-reset.h> 21 #address-cells = <1>; 22 #size-cells = <0>; 23 u-boot,dm-pre-reloc; 26 compatible = "brcm,bcm6368-cpu", "mips,mips4Kc"; 29 u-boot,dm-pre-reloc; [all …]
|
H A D | brcm,bcm6362.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6362-clock.h> 7 #include <dt-bindings/dma/bcm6362-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/power-domain/bcm6362-power-domain.h> 10 #include <dt-bindings/reset/bcm6362-reset.h> 23 #address-cells = <1>; 24 #size-cells = <0>; 25 u-boot,dm-pre-reloc; 28 compatible = "brcm,bcm6362-cpu", "mips,mips4Kc"; [all …]
|
H A D | brcm,bcm6358.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6358-clock.h> 7 #include <dt-bindings/dma/bcm6358-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/reset/bcm6358-reset.h> 21 #address-cells = <1>; 22 #size-cells = <0>; 23 u-boot,dm-pre-reloc; 26 compatible = "brcm,bcm6358-cpu", "mips,mips4Kc"; 29 u-boot,dm-pre-reloc; [all …]
|
H A D | brcm,bcm3380.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm3380-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/reset/bcm3380-reset.h> 20 #address-cells = <1>; 21 #size-cells = <0>; 22 u-boot,dm-pre-reloc; 25 compatible = "brcm,bcm3380-cpu", "mips,mips4Kc"; 28 u-boot,dm-pre-reloc; 32 compatible = "brcm,bcm3380-cpu", "mips,mips4Kc"; [all …]
|
H A D | brcm,bcm63268.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm63268-clock.h> 7 #include <dt-bindings/dma/bcm63268-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/power-domain/bcm63268-power-domain.h> 10 #include <dt-bindings/reset/bcm63268-reset.h> 23 #address-cells = <1>; 24 #size-cells = <0>; 25 u-boot,dm-pre-reloc; 28 compatible = "brcm,bcm63268-cpu", "mips,mips4Kc"; [all …]
|
H A D | brcm,bcm6338.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6338-clock.h> 7 #include <dt-bindings/dma/bcm6338-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/reset/bcm6338-reset.h> 21 #address-cells = <1>; 22 #size-cells = <0>; 23 u-boot,dm-pre-reloc; 26 compatible = "brcm,bcm6338-cpu", "mips,mips4Kc"; 29 u-boot,dm-pre-reloc; [all …]
|
H A D | brcm,bcm6348.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/bcm6348-clock.h> 7 #include <dt-bindings/dma/bcm6348-dma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/reset/bcm6348-reset.h> 21 #address-cells = <1>; 22 #size-cells = <0>; 23 u-boot,dm-pre-reloc; 26 compatible = "brcm,bcm6348-cpu", "mips,mips4Kc"; 29 u-boot,dm-pre-reloc; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/display/imx/ |
H A D | fsl-imx-drm.txt | 8 - compatible: Should be "fsl,imx-display-subsystem" 9 - ports: Should contain a list of phandles pointing to display interface ports 14 display-subsystem { 15 compatible = "fsl,imx-display-subsystem"; 24 - compatible: Should be "fsl,<chip>-ipu" where <chip> is one of 25 - imx51 26 - imx53 27 - imx6q 28 - imx6qp 29 - reg: should be register base and length as documented in the [all …]
|