Home
last modified time | relevance | path

Searched +full:part +full:- +full:1 +full:- +full:pins (Results 1 – 25 of 369) sorted by relevance

12345678910>>...15

/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dsamsung,pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
11 - Sylwester Nawrocki <s.nawrocki@samsung.com>
12 - Tomasz Figa <tomasz.figa@gmail.com>
15 This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin
22 - External GPIO interrupts (see interrupts property in pin controller node);
24 - External wake-up interrupts - multiplexed (capable of waking up the system
25 see interrupts property in external wake-up interrupt controller node -
[all …]
H A Dmarvell,dove-pinctrl.txt3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding
4 part and usage.
7 - compatible: "marvell,dove-pinctrl"
8 - clocks: (optional) phandle of pdma clock
9 - reg: register specifiers of MPP, MPP4, and PMU MPP registers
11 Available mpp pins/groups and functions:
12 Note: brackets (x) are not part of the mpp name for marvell,function and given
16 name pins functions
19 mpp1 1 gpio, pmu, uart2(cts), sdio0(wp), lcd1(pwm), pmu*
23 uart1(cts), lcd-spi(cs1), pmu*
[all …]
H A Dsamsung,pinctrl-pins-cfg.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-pins-cfg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung S3C/S5P/Exynos SoC pin controller - pins configuration
10 - Krzysztof Kozlowski <krzk@kernel.org>
11 - Sylwester Nawrocki <s.nawrocki@samsung.com>
12 - Tomasz Figa <tomasz.figa@gmail.com>
15 This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin
18 Pins configuration for Samsung S3C/S5P/Exynos SoC pin controller.
[all …]
H A Dfsl,imx51-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx51-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx51 datasheet for the valid pad
15 PAD_CTL_HVE (1 << 13)
16 PAD_CTL_HYS (1 << 8)
17 PAD_CTL_PKE (1 << 7)
18 PAD_CTL_PUE (1 << 6)
20 PAD_CTL_PUS_47K_UP (1 << 4)
[all …]
H A Dfsl,imx50-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx50-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx50 datasheet for the valid pad
15 PAD_CTL_HVE (1 << 13)
16 PAD_CTL_HYS (1 << 8)
17 PAD_CTL_PKE (1 << 7)
18 PAD_CTL_PUE (1 << 6)
20 PAD_CTL_PUS_47K_UP (1 << 4)
[all …]
H A Dfsl,imx53-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx53-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx53 datasheet for the valid pad
15 PAD_CTL_HVE (1 << 13)
16 PAD_CTL_HYS (1 << 8)
17 PAD_CTL_PKE (1 << 7)
18 PAD_CTL_PUE (1 << 6)
20 PAD_CTL_PUS_47K_UP (1 << 4)
[all …]
H A Dfsl,imx35-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx35-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx35 datasheet for the valid pad
15 PAD_CTL_DRIVE_VOLAGAGE_18 (1 << 13)
17 PAD_CTL_HYS (1 << 8)
18 PAD_CTL_PKE (1 << 7)
19 PAD_CTL_PUE (1 << 6)
21 PAD_CTL_PUS_47K_UP (1 << 4)
[all …]
H A Dfsl,imx6dl-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx6dl-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx6dl datasheet for the valid pad
15 PAD_CTL_HYS (1 << 16)
17 PAD_CTL_PUS_47K_UP (1 << 14)
20 PAD_CTL_PUE (1 << 13)
21 PAD_CTL_PKE (1 << 12)
22 PAD_CTL_ODE (1 << 11)
[all …]
H A Dfsl,imx6q-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx6q-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx6q datasheet for the valid pad
15 PAD_CTL_HYS (1 << 16)
17 PAD_CTL_PUS_47K_UP (1 << 14)
20 PAD_CTL_PUE (1 << 13)
21 PAD_CTL_PKE (1 << 12)
22 PAD_CTL_ODE (1 << 11)
[all …]
H A Dfsl,vf610-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,vf610-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is
11 such as pull-up, speed, ode for this pin. Please refer to Vybrid VF610
15 PAD_CTL_SPEED_LOW (1 << 12)
18 PAD_CTL_SRE_FAST (1 << 11)
20 PAD_CTL_ODE (1 << 10)
21 PAD_CTL_HYS (1 << 9)
23 PAD_CTL_DSE_150ohm (1 << 6)
[all …]
H A Dfsl,imx6sl-pinctrl.txt3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
7 - compatible: "fsl,imx6sl-iomuxc"
8 - fsl,pins: two integers array, represents a group of pins mux and config
9 setting. The format is fsl,pins = <PIN_FUNC_ID CONFIG>, PIN_FUNC_ID is a
11 pull-up for this pin. Please refer to imx6sl datasheet for the valid pad
15 PAD_CTL_LVE (1 << 22)
16 PAD_CTL_HYS (1 << 16)
18 PAD_CTL_PUS_47K_UP (1 << 14)
21 PAD_CTL_PUE (1 << 13)
22 PAD_CTL_PKE (1 << 12)
[all …]
H A Dmarvell,orion-pinctrl.txt3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding
4 part and usage.
7 - compatible: "marvell,88f5181-pinctrl",
8 "marvell,88f5181l-pinctrl",
9 "marvell,88f5182-pinctrl",
10 "marvell,88f5281-pinctrl"
12 - reg: two register areas, the first one describing the first two
16 Available mpp pins/groups and functions:
17 Note: brackets (x) are not part of the mpp name for marvell,function and given
22 name pins functions
[all …]
H A Dsprd,sc9860-pinctrl.txt3 Please refer to sprd,pinctrl.txt in this directory for common binding part
7 - compatible: Must be "sprd,sc9860-pinctrl".
8 - reg: The register address of pin controller device.
9 - pins : An array of strings, each string containing the name of a pin.
12 - function: A string containing the name of the function, values must be
14 - drive-strength: Drive strength in mA. Supported values: 2, 4, 6, 8, 10,
16 - input-schmitt-disable: Enable schmitt-trigger mode.
17 - input-schmitt-enable: Disable schmitt-trigger mode.
18 - bias-disable: Disable pin bias.
19 - bias-pull-down: Pull down on pin.
[all …]
H A Dfsl,imx-pinctrl.txt10 Please refer to pinctrl-bindings.txt in this directory for details of the
14 Freescale IMX pin configuration node is a node of a group of pins which can be
16 of the pins in that group. The 'mux' selects the function mode(also named mux
18 such as pull-up, open drain, drive strength, etc.
21 - compatible: "fsl,<soc>-iomuxc"
22 Please refer to each fsl,<soc>-pinctrl.txt binding doc for supported SoCs.
25 - fsl,pins: each entry consists of 6 integers and represents the mux and config
28 imx*-pinfunc.h under device tree source folder. The last integer CONFIG is
29 the pad setting value like pull-up on this pin. And that's why fsl,pins entry
33 NO_PAD_CTL(1 << 31): indicate this pin does not need config.
[all …]
H A Dfsl,imx7ulp-pinctrl.txt10 Please refer to fsl,imx-pinctrl.txt in this directory for common binding
11 part and usage.
14 - compatible: "fsl,imx7ulp-iomuxc1".
15 - fsl,pins: Each entry consists of 5 integers which represents the mux
19 imx7ulp-pinfunc.h in the device tree source folder.
21 pull-up on this pin.
27 PAD_CTL_OBE (1 << 17)
28 PAD_CTL_IBE (1 << 16)
29 PAD_CTL_LK (1 << 16)
30 PAD_CTL_DSE_HI (1 << 6)
[all …]
H A Drenesas,rza1-ports.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/renesas,rza1-ports.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis
17 writing configuration values to per-port register sets.
18 Each "port" features up to 16 pins, each of them configurable for GPIO
25 - const: renesas,r7s72100-ports # RZ/A1H
[all …]
/openbmc/linux/drivers/pinctrl/samsung/
H A Dpinctrl-exynos.h1 /* SPDX-License-Identifier: GPL-2.0+ */
44 #define EXYNOS_EINT_LEVEL_HIGH 1
54 #define EXYNOS_PIN_BANK_EINTN(pins, reg, id) \ argument
58 .nr_pins = pins, \
63 #define EXYNOS_PIN_BANK_EINTG(pins, reg, id, offs) \ argument
67 .nr_pins = pins, \
73 #define EXYNOS_PIN_BANK_EINTW(pins, reg, id, offs) \ argument
77 .nr_pins = pins, \
83 #define EXYNOS5433_PIN_BANK_EINTG(pins, reg, id, offs) \ argument
87 .nr_pins = pins, \
[all …]
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dlan966x-kontron-kswitch-d10-mmt.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Common part of the device tree for the Kontron KSwitch D10 MMT
6 /dts-v1/;
8 #include "dt-bindings/phy/phy-lan966x-serdes.h"
16 stdout-path = "serial0:115200n8";
19 gpio-restart {
20 compatible = "gpio-restart";
21 pinctrl-0 = <&reset_pins>;
22 pinctrl-names = "default";
29 atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
[all …]
/openbmc/linux/Documentation/driver-api/
H A Dpin-control.rst9 - Enumerating and naming controllable pins
11 - Multiplexing of pins, pads, fingers (etc) see below for details
13 - Configuration of pins, pads, fingers (etc), such as software-controlled
14 biasing and driving mode specific pins, such as pull-up, pull-down, open drain,
17 Top-level interface
22 - A PIN CONTROLLER is a piece of hardware, usually a set of registers, that
23 can control PINs. It may be able to multiplex, bias, set load capacitance,
24 set drive strength, etc. for individual pins or groups of pins.
26 - PINS are equal to pads, fingers, balls or whatever packaging input or
30 be sparse - i.e. there may be gaps in the space with numbers where no
[all …]
/openbmc/linux/drivers/infiniband/hw/qib/
H A Dqib_twsi.c3 * Copyright (c) 2006 - 2012 QLogic Corporation. All rights reserved.
16 * - Redistributions of source code must retain the above
20 * - Redistributions in binary form must reproduce the above
43 * Originally written for a not-quite-i2c serial eeprom, which is
45 * variety of other uses, most board-specific, so the bit-boffing
46 * part has been split off to this file, while the other parts
47 * have been moved to chip-specific files.
50 * we don't know whether '1' is the higher voltage) interface, as
55 #define READ_CMD 1
59 * i2c_wait_for_writes - wait for a write
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/marvell/
H A Dap80x-system-controller.txt6 registers giving access to numerous features: clocks, pin-muxing and
11 - compatible: must be: "syscon", "simple-mfd";
12 - reg: register area of the AP80x system controller
18 -------
24 - 0: reference clock of CPU cluster 0
25 - 1: reference clock of CPU cluster 1
26 - 2: fixed PLL at 1200 Mhz
27 - 3: MSS clock, derived from the fixed PLL
31 - compatible: must be one of:
32 * "marvell,ap806-clock"
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dstm32mp157c-ed1-u-boot.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 #include <dt-bindings/clock/stm32mp1-clksrc.h>
7 #include "stm32mp157-u-boot.dtsi"
8 #include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
18 compatible = "gpio-leds";
23 default-state = "off";
28 default-state = "on";
33 default-state = "off";
47 u-boot,dm-pre-reloc;
49 u-boot,dm-pre-reloc;
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dorion5x-maxtor-shared-storage-2.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2014 Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include "orion5x-mv88f5182.dtsi"
16 compatible = "maxtor,shared-storage-2", "marvell,orion5x-88f5182", "marvell,orion5x";
25 stdout-path = &uart0;
34 gpio-keys {
[all …]
H A Dorion5x-lacie-d2-network.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2014 Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include "orion5x-mv88f5182.dtsi"
16 compatible = "lacie,d2-network", "marvell,orion5x-88f5182", "marvell,orion5x";
25 stdout-path = &uart0;
34 gpio-keys {
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-alcatel-idol347.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 /dts-v1/;
5 #include "msm8916-pm8916.dtsi"
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/leds/common.h>
13 chassis-type = "handset";
22 stdout-path = "serial0";
25 gpio-keys {
26 compatible = "gpio-keys";
[all …]

12345678910>>...15