Home
last modified time | relevance | path

Searched +full:ocelot +full:- +full:pinctrl (Results 1 – 25 of 30) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dmscc,ocelot.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
3 ---
4 $id: http://devicetree.org/schemas/mfd/mscc,ocelot.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Ocelot Externally-Controlled Ethernet Switch
10 - Colin Foster <colin.foster@in-advantage.com>
13 The Ocelot ethernet switch family contains chips that have an internal CPU
18 The switch family is a multi-port networking switch that supports many
25 - mscc,vsc7512
30 "#address-cells":
[all …]
/openbmc/linux/arch/mips/boot/dts/mscc/
H A Docelot.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 #address-cells = <1>;
6 #size-cells = <1>;
7 compatible = "mscc,ocelot";
10 #address-cells = <1>;
11 #size-cells = <0>;
25 cpuintc: interrupt-controller {
26 #address-cells = <0>;
27 #interrupt-cells = <1>;
28 interrupt-controller;
[all …]
H A Djaguar2.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
18 #address-cells = <1>;
19 #size-cells = <0>;
29 cpuintc: interrupt-controller {
30 #address-cells = <0>;
31 #interrupt-cells = <1>;
32 interrupt-controller;
33 compatible = "mti,cpu-interrupt-controller";
[all …]
H A Docelot_pcb120.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 /dts-v1/;
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/phy/phy-ocelot-serdes.h>
9 #include "ocelot.dtsi"
12 compatible = "mscc,ocelot-pcb120", "mscc,ocelot";
15 stdout-path = "serial0:115200n8";
25 phy_int_pins: phy-int-pins {
30 phy_load_save_pins: phy-load-save-pins {
[all …]
H A Dluton.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 #address-cells = <1>;
6 #size-cells = <1>;
10 #address-cells = <1>;
11 #size-cells = <0>;
25 cpuintc: interrupt-controller {
26 #address-cells = <0>;
27 #interrupt-cells = <1>;
28 interrupt-controller;
29 compatible = "mti,cpu-interrupt-controller";
[all …]
H A Dserval.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
28 cpuintc: interrupt-controller {
29 #address-cells = <0>;
30 #interrupt-cells = <1>;
31 interrupt-controller;
32 compatible = "mti,cpu-interrupt-controller";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmscc,ocelot-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/mscc,ocelot-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microsemi Ocelot pin controller
10 - Alexandre Belloni <alexandre.belloni@bootlin.com>
11 - Lars Povlsen <lars.povlsen@microchip.com>
16 - microchip,lan966x-pinctrl
17 - microchip,sparx5-pinctrl
18 - mscc,jaguar2-pinctrl
[all …]
H A Dmicrochip,sparx5-sgpio.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/microchip,sparx5-sgpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lars Povlsen <lars.povlsen@microchip.com>
21 pattern: "^gpio@[0-9a-f]+$"
25 - microchip,sparx5-sgpio
26 - mscc,ocelot-sgpio
27 - mscc,luton-sgpio
29 "#address-cells":
[all …]
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,ocelot.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
9 compatible = "mscc,ocelot";
12 #address-cells = <1>;
13 #size-cells = <0>;
27 cpuintc: interrupt-controller@0 {
28 #address-cells = <0>;
29 #interrupt-cells = <1>;
30 interrupt-controller;
[all …]
H A Dmscc,jr2.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
27 cpuintc: interrupt-controller@0 {
28 #address-cells = <0>;
29 #interrupt-cells = <1>;
30 interrupt-controller;
31 compatible = "mti,cpu-interrupt-controller";
[all …]
H A Dmscc,ocelot_pcb.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include "mscc,ocelot.dtsi"
10 compatible = "mscc,ocelot";
18 stdout-path = "serial0:115200n8";
28 pinctrl-0 = <&spi_cs1_pin>;
29 pinctrl-names = "default";
31 spi-flash@0 {
32 compatible = "spi-flash";
33 spi-max-frequency = <18000000>; /* input clock */
[all …]
H A Dmscc,servalt.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
27 cpuintc: interrupt-controller@0 {
28 #address-cells = <0>;
29 #interrupt-cells = <1>;
30 interrupt-controller;
31 compatible = "mti,cpu-interrupt-controller";
[all …]
/openbmc/linux/drivers/mfd/
H A Docelot-core.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 * Core driver for the Ocelot chip family.
6 * on-chip MIPS processor, or externally via SPI, I2C, PCIe. This core driver is
7 * intended to be the bus-agnostic glue between, for example, the SPI bus and
10 * Copyright 2021-2022 Innovative Advantage Inc.
12 * Author: Colin Foster <colin.foster@in-advantage.com>
22 #include <linux/mfd/ocelot.h>
27 #include <soc/mscc/ocelot.h>
29 #include "ocelot.h"
91 err = regmap_read(ddata->gcb_regmap, REG_GCB_SOFT_RST, &val); in ocelot_gcb_chip_rst_status()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
45 tristate "Active-semi ACT8945A"
50 Support for the ACT8945A PMIC from Active-semi. This device
51 features three step-down DC/DC converters and four low-dropout
67 sun4i-gpadc-iio and the hwmon driver iio_hwmon.
70 called sun4i-gpadc.
101 tablets etc. It has 4 DC/DC step-down regulators, 3 DC/DC step-down
132 over at91-usart-serial driver and usart-spi-driver. Only one function
148 tristate "Atmel HLCDC (High-end LCD Controller)"
185 tristate "X-Powers AC100"
[all …]
/openbmc/u-boot/drivers/pinctrl/mscc/
H A Dpinctrl-ocelot.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 * Microsemi SoCs pinctrl driver
5 * Author: <alexandre.belloni@free-electrons.com>
16 #include <dm/device-internal.h>
18 #include <dm/pinctrl.h>
23 #include "mscc-common.h"
159 uc_priv->bank_name = "ocelot-gpio"; in ocelot_gpio_probe()
160 uc_priv->gpio_count = ARRAY_SIZE(ocelot_pins); in ocelot_gpio_probe()
166 .name = "ocelot-gpio",
184 ret = device_bind(dev, &ocelot_gpio_driver, "ocelot-gpio", NULL, in ocelot_pinctrl_probe()
[all …]
H A DMakefile1 # SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 obj-y += mscc-common.o
4 obj-$(CONFIG_PINCTRL_MSCC_OCELOT) += pinctrl-ocelot.o
5 obj-$(CONFIG_PINCTRL_MSCC_LUTON) += pinctrl-luton.o
6 obj-$(CONFIG_PINCTRL_MSCC_JR2) += pinctrl-jr2.o
7 obj-$(CONFIG_PINCTRL_MSCC_SERVALT) += pinctrl-servalt.o
8 obj-$(CONFIG_PINCTRL_MSCC_SERVAL) += pinctrl-serval.o
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Dsnps,designware-i2c.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/i2c/snps,designware-i2c.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jarkko Nikula <jarkko.nikula@linux.intel.com>
13 - $ref: /schemas/i2c/i2c-controller.yaml#
14 - if:
19 const: mscc,ocelot-i2c
28 - description: Generic Synopsys DesignWare I2C controller
29 const: snps,designware-i2c
[all …]
/openbmc/u-boot/doc/device-tree-bindings/gpio/
H A Dmscc_sgpio.txt10 - compatible : "mscc,luton-sgpio" or "mscc,ocelot-sgpio"
11 - clock: Reference clock used to generate clock divider setting. See
12 mscc,sgpio-frequency property.
13 - reg : Physical base address and length of the controller's registers.
14 - #gpio-cells : Should be two. The first cell is the pin number and the
16 - bit 0 specifies polarity (0 for normal, 1 for inverted)
17 - gpio-controller : Marks the device node as a GPIO controller.
18 - gpio-ranges: Standard gpio range(s): phandle, gpio base, pinctrl base
22 - ngpios: See gpio.txt
23 - mscc,sgpio-frequency: The frequency at which the serial bitstream is
[all …]
/openbmc/linux/arch/arm64/boot/dts/microchip/
H A Dsparx5.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/clock/microchip,sparx5.h>
12 interrupt-parent = <&gic>;
13 #address-cells = <2>;
14 #size-cells = <1>;
23 stdout-path = "serial0:115200n8";
27 #address-cells = <1>;
28 #size-cells = <0>;
[all …]
/openbmc/linux/drivers/pinctrl/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # PINCTRL infrastructure and drivers
6 menuconfig PINCTRL config
9 if PINCTRL
29 bool "Debug PINCTRL calls"
32 Say Y here to add some extra checks and diagnostics to PINCTRL calls.
66 will be called pinctrl-apple-gpio.
69 bool "Axis ARTPEC-6 pin controller driver"
74 This is the driver for the Axis ARTPEC-6 pin controller. This driver
77 found in Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt
[all …]
H A DMakefile1 # SPDX-License-Identifier: GPL-2.0
4 subdir-ccflags-$(CONFIG_DEBUG_PINCTRL) += -DDEBUG
6 obj-y += core.o pinctrl-utils.o
7 obj-$(CONFIG_PINMUX) += pinmux.o
8 obj-$(CONFIG_PINCONF) += pinconf.o
9 obj-$(CONFIG_GENERIC_PINCONF) += pinconf-generic.o
10 obj-$(CONFIG_OF) += devicetree.o
12 obj-$(CONFIG_PINCTRL_AMD) += pinctrl-amd.o
13 obj-$(CONFIG_PINCTRL_APPLE_GPIO) += pinctrl-apple-gpio.o
14 obj-$(CONFIG_PINCTRL_ARTPEC6) += pinctrl-artpec6.o
[all …]
H A Dpinctrl-ocelot.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 * Microsemi SoCs pinctrl driver
5 * Author: <alexandre.belloni@free-electrons.com>
13 #include <linux/mfd/ocelot.h>
20 #include <linux/pinctrl/consumer.h>
21 #include <linux/pinctrl/pinconf-generic.h>
22 #include <linux/pinctrl/pinconf.h>
23 #include <linux/pinctrl/pinctrl.h>
24 #include <linux/pinctrl/pinmux.h>
1157 *groups = info->func[function].groups; in ocelot_get_function_groups()
[all …]
H A Dpinctrl-microchip-sgpio.c1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <linux/mfd/ocelot.h>
24 #include <linux/pinctrl/pinconf.h>
25 #include <linux/pinctrl/pinmux.h>
138 addr->port = pin / priv->bitcount; in sgpio_pin_to_addr()
139 addr->bit = pin % priv->bitcount; in sgpio_pin_to_addr()
144 return bit + port * priv->bitcount; in sgpio_addr_to_pin()
149 return (priv->properties->regoff[rno] + off) * in sgpio_get_addr()
150 regmap_get_reg_stride(priv->regs); in sgpio_get_addr()
159 ret = regmap_read(priv->regs, addr, &val); in sgpio_readl()
[all …]
/openbmc/u-boot/
H A DMAINTAINERS8 W: Web-page with status/info
24 N: [^a-z]tegra all files whose path contains the word tegra
52 -----------------------------------
57 L: uboot-snps-arc@synopsys.com
58 T: git git://git.denx.de/u-boot-arc.git
65 L: uboot-snps-arc@synopsys.com
66 F: drivers/clk/clk-hsdk-cgu.c
67 F: include/dt-bindings/clock/snps,hsdk-cgu.h
68 F: doc/device-tree-bindings/clock/snps,hsdk-cgu.txt
73 L: uboot-snps-arc@synopsys.com
[all …]
/openbmc/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]

12