/openbmc/linux/Documentation/devicetree/bindings/soc/qcom/ |
H A D | qcom,dcc.yaml | 4 $id: http://devicetree.org/schemas/soc/qcom/qcom,dcc.yaml# 13 DCC (Data Capture and Compare) is a DMA engine which is used to save 15 or SW trigger. DCC is used to capture and store data for debugging purpose 21 - qcom,sm8150-dcc 22 - qcom,sc7280-dcc 23 - qcom,sc7180-dcc 24 - qcom,sdm845-dcc 25 - const: qcom,dcc 29 - description: DCC base 30 - description: DCC RAM base [all …]
|
/openbmc/linux/Documentation/ABI/testing/ |
H A D | debugfs-driver-dcc | 1 What: /sys/kernel/debug/dcc/.../ready 5 This file is used to check the status of the dcc 7 A 'Y' here indicates dcc is ready. 9 What: /sys/kernel/debug/dcc/.../trigger 17 What: /sys/kernel/debug/dcc/.../config_reset 22 a dcc driver to the default configuration. When '1' 27 What: /sys/kernel/debug/dcc/.../[list-number]/config 34 can be one of following dcc instructions: read, 45 echo R <addr> <n> <bus> >/sys/kernel/debug/dcc/../[list-number]/config 65 echo W <addr> <n> <bus type> > /sys/kernel/debug/dcc/../[list-number]/config [all …]
|
/openbmc/linux/drivers/tty/hvc/ |
H A D | Kconfig | 81 bool "ARM JTAG DCC console" 86 This console uses the JTAG DCC on ARM to create a console under the HVC 91 bool "Use DCC only on CPU core 0" 95 Some external debuggers, do not handle reads/writes from/to DCC on more 96 than one CPU core. Each core has its own DCC device registers, so when a 97 CPU core reads or writes from/to DCC, it only accesses its own DCC device. 99 write to the console, it might write to a different DCC. 102 shows the DCC output only from that core's DCC. The result is that
|
H A D | hvc_dcc.c | 14 #include <asm/dcc.h> 19 /* DCC Status Bits */ 26 /* Lock to serialize access to DCC fifo */ 55 EARLYCON_DECLARE(dcc, dcc_early_console_setup); 85 * Check if the DCC is enabled. If CONFIG_HVC_DCC_SERIALIZE_SMP is enabled, 95 * If we're not on core 0, but we previously confirmed that DCC is in hvc_dcc_check() 121 * Workqueue function that writes the output FIFO to the DCC on core 0. 130 /* While there's data in the output FIFO, write it to the DCC */ in dcc_put_work() 147 * Workqueue function that reads characters from DCC and puts them into the 156 * Read characters from DCC and put them into the input FIFO, as in dcc_get_work() [all …]
|
/openbmc/linux/net/netfilter/ |
H A D | nf_conntrack_irc.c | 45 MODULE_DESCRIPTION("IRC (DCC) connection tracking helper"); 53 MODULE_PARM_DESC(max_dcc_channels, "max number of expected DCC channels per " 56 MODULE_PARM_DESC(dcc_timeout, "timeout on for unestablished DCC channels"); 64 /* tries to get the ip_addr and port out of a dcc command 66 * data pointer to first byte of DCC command data 67 * data_end pointer to last byte of dcc command data 68 * ip returns parsed ip of dcc command 69 * port returns parsed port of dcc command 175 /* strlen(" :\1DCC SENT t AAAAAAAA P\1\n")=26 in help() 186 /* then check that place only for the DCC command */ in help() [all …]
|
H A D | nf_nat_irc.c | 25 MODULE_DESCRIPTION("IRC (DCC) NAT helper"); 58 /* strlen("\1DCC CHAT chat AAAAAAAA P\1\n")=27 in help() 59 * strlen("\1DCC SCHAT chat AAAAAAAA P\1\n")=28 in help() 60 * strlen("\1DCC SEND F AAAAAAAA P S\1\n")=26 in help() 61 * strlen("\1DCC MOVE F AAAAAAAA P S\1\n")=26 in help() 62 * strlen("\1DCC TSEND F AAAAAAAA P S\1\n")=27 in help()
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | zynqmp-mini.dts | 19 serial0 = &dcc; 31 dcc: dcc { label 32 compatible = "arm,dcc"; 38 &dcc {
|
H A D | zynqmp-mini-emmc0.dts | 19 serial0 = &dcc; 32 dcc: dcc { label 33 compatible = "arm,dcc"; 62 &dcc {
|
H A D | zynqmp-mini-emmc1.dts | 19 serial0 = &dcc; 32 dcc: dcc { label 33 compatible = "arm,dcc"; 62 &dcc {
|
H A D | zynq-cse-nand.dts | 16 serial0 = &dcc; 28 dcc: dcc { label 29 compatible = "arm,dcc"; 77 &dcc {
|
H A D | zynqmp-mini-qspi.dts | 20 serial0 = &dcc; 33 dcc: dcc { label 34 compatible = "arm,dcc"; 77 &dcc {
|
H A D | versal-mini.dts | 19 serial0 = &dcc; 31 dcc: dcc { label 32 compatible = "arm,dcc";
|
H A D | zynq-cse-nor.dts | 17 serial0 = &dcc; 29 dcc: dcc { label 30 compatible = "arm,dcc"; 84 &dcc {
|
H A D | zynqmp-mini-nand.dts | 20 serial0 = &dcc; 32 dcc: dcc { label 33 compatible = "arm,dcc"; 106 &dcc {
|
H A D | versal-mini-emmc1.dts | 25 dcc: dcc { label 26 compatible = "arm,dcc"; 52 serial0 = &dcc;
|
H A D | versal-mini-emmc0.dts | 25 dcc: dcc { label 26 compatible = "arm,dcc"; 52 serial0 = &dcc;
|
H A D | zynq-cse-qspi.dtsi | 17 serial0 = &dcc; 29 dcc: dcc { label 30 compatible = "arm,dcc"; 123 &dcc {
|
/openbmc/linux/fs/f2fs/ |
H A D | segment.c | 945 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; in __create_discard_cmd() local 951 pend_list = &dcc->pend_list[plist_idx(len)]; in __create_discard_cmd() 967 atomic_inc(&dcc->discard_cmd_cnt); in __create_discard_cmd() 968 dcc->undiscard_blks += len; in __create_discard_cmd() 976 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; in f2fs_check_discard_tree() local 977 struct rb_node *cur = rb_first_cached(&dcc->root), *next; in f2fs_check_discard_tree() 1004 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; in __lookup_discard_cmd() local 1005 struct rb_node *node = dcc->root.rb_root.rb_node; in __lookup_discard_cmd() 1078 static void __detach_discard_cmd(struct discard_cmd_control *dcc, in __detach_discard_cmd() argument 1082 atomic_sub(dc->queued, &dcc->queued_discard); in __detach_discard_cmd() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm_plane.c | 170 return IS_AMD_FMT_MOD(modifier) && AMD_FMT_MOD_GET(DCC, modifier); in modifier_has_dcc() 258 /* for DCC we know it isn't rb aligned, so rb_per_se doesn't matter. */ in fill_gfx9_tiling_info_from_modifier() 266 const struct dc_plane_dcc_param *dcc, in validate_dcc() argument 277 if (!dcc->enable) in validate_dcc() 300 if (dcc->independent_64b_blks == 0 && in validate_dcc() 313 struct dc_plane_dcc_param *dcc, in fill_gfx9_plane_attributes_from_modifiers() argument 328 dcc->enable = 1; in fill_gfx9_plane_attributes_from_modifiers() 329 dcc->meta_pitch = afb->base.pitches[1]; in fill_gfx9_plane_attributes_from_modifiers() 330 dcc->independent_64b_blks = independent_64b_blks; in fill_gfx9_plane_attributes_from_modifiers() 333 dcc->dcc_ind_blk = hubp_ind_block_64b_no_128bcl; in fill_gfx9_plane_attributes_from_modifiers() [all …]
|
/openbmc/qemu/hw/misc/ |
H A D | arm_sysctl.c | 249 * @dcc, @function, @site, @position, @device: split out values from 257 static bool vexpress_cfgctrl_read(arm_sysctl_state *s, unsigned int dcc, in vexpress_cfgctrl_read() argument 262 /* We don't support anything other than DCC 0, board stack position 0 in vexpress_cfgctrl_read() 265 if (dcc != 0 || position != 0 || in vexpress_cfgctrl_read() 303 "0x%x DCC 0x%x site 0x%x position 0x%x device 0x%x\n", in vexpress_cfgctrl_read() 304 function, dcc, site, position, device); in vexpress_cfgctrl_read() 311 * @dcc, @function, @site, @position, @device: split out values from 318 static bool vexpress_cfgctrl_write(arm_sysctl_state *s, unsigned int dcc, in vexpress_cfgctrl_write() argument 323 /* We don't support anything other than DCC 0, board stack position 0 in vexpress_cfgctrl_write() 326 if (dcc != 0 || position != 0 || in vexpress_cfgctrl_write() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
H A D | dcn30_hubp.c | 351 struct dc_plane_dcc_param *dcc) in hubp3_dcc_control_sienna_cichlid() argument 356 PRIMARY_SURFACE_DCC_EN, dcc->enable, in hubp3_dcc_control_sienna_cichlid() 357 PRIMARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk, in hubp3_dcc_control_sienna_cichlid() 358 PRIMARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c, in hubp3_dcc_control_sienna_cichlid() 359 SECONDARY_SURFACE_DCC_EN, dcc->enable, in hubp3_dcc_control_sienna_cichlid() 360 SECONDARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk, in hubp3_dcc_control_sienna_cichlid() 361 SECONDARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c); in hubp3_dcc_control_sienna_cichlid() 401 struct dc_plane_dcc_param *dcc, in hubp3_program_surface_config() argument 407 hubp3_dcc_control_sienna_cichlid(hubp, dcc); in hubp3_program_surface_config() 409 hubp2_program_size(hubp, format, plane_size, dcc); in hubp3_program_surface_config()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
H A D | dcn201_hubp.c | 48 struct dc_plane_dcc_param *dcc, in hubp201_program_surface_config() argument 52 hubp1_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks); in hubp201_program_surface_config() 54 hubp1_program_size(hubp, format, plane_size, dcc); in hubp201_program_surface_config()
|
/openbmc/linux/drivers/bus/ |
H A D | vexpress-config.c | 108 u32 *position, u32 *dcc) in vexpress_config_get_topo() argument 116 vexpress_config_find_prop(node, "arm,vexpress,dcc", dcc); in vexpress_config_get_topo() 257 u32 site, position, dcc; in vexpress_syscfg_regmap_init() local 261 &position, &dcc); in vexpress_syscfg_regmap_init() 301 func, site, position, dcc, in vexpress_syscfg_regmap_init() 304 func->template[i] = SYS_CFGCTRL_DCC(dcc); in vexpress_syscfg_regmap_init()
|
/openbmc/linux/arch/arm/boot/dts/arm/ |
H A D | vexpress-v2p-ca5s.dts | 144 dcc { 202 temp-dcc { 203 /* DCC internal operating temperature */ 206 label = "DCC";
|
/openbmc/linux/arch/arm64/include/asm/ |
H A D | dcc.h | 6 * not speculative read the DCC status before executing the read or write 10 * and instead reads the DCC register every time.
|