Home
last modified time | relevance | path

Searched full:core0 (Results 1 – 25 of 64) sorted by relevance

123

/openbmc/u-boot/board/freescale/mpc8572ds/
H A DREADME98 1. Build kernel image for core0:
107 d. $ cp arch/powerpc/boot/uImage /tftpboot/uImage.core0
128 3. Create dtb for core0:
157 c. Bring up core0's kernel(on the same U-Boot console):
160 => tftp 1000000 8572/uImage.core0
165 Please note only core0 will run U-Boot, core1 starts kernel directly after
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/
H A DREADME.core_prefetch9 Mask[0] = core0
16 core0 prefetch should not be disabled i.e. Mask[0] should never be set.
/openbmc/phosphor-dbus-interfaces/yaml/com/ibm/ipzvpd/
H A DLWP0.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP2.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP5.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP1.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP6.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP7.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP3.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
H A DLWP4.interface.yaml15 The "20" keyword.Core0 L2 Line delete.
31 The "30" keyword.Core0 L2 Line delete.
/openbmc/u-boot/arch/arm/dts/
H A Dmeson-gxm.dtsi15 core0 {
30 core0 {
H A Dk3-am654.dtsi16 core0 {
26 core0 {
H A Dhi6220.dtsi27 core0 {
41 core0 {
/openbmc/u-boot/include/configs/
H A Dp1_p2_rdb_pc.h49 * 111101 533 533 267 667 NOR Core0 boot; Core1 hold-off
50 * 101101 667 667 333 667 NOR Core0 boot; Core1 hold-off
51 * 011001 800 800 400 667 NOR Core0 boot; Core1 hold-off
52 * 001001 800 800 400 667 SD/MMC Core0 boot; Core1 hold-off
53 * 001101 800 800 400 667 SPI Core0 boot; Core1 hold-off
54 * 010001 800 800 400 667 NAND Core0 boot; Core1 hold-off
55 * 011101 800 800 400 667 PCIe-2 Core0 boot; Core1 hold-off
/openbmc/phosphor-mrw-tools/
H A Dinventory.pl148 # /sys-0/node-0/motherboard-0/module-0/cpu/core0
150 # /sys-0/node-0/motherboard-0/module-0/foo/core0
194 # /sys-0/node-0/motherboard-0/module-0/cpu/core0
196 # /sys-0/node-0/motherboard-0/module-0/foo/core0
/openbmc/u-boot/arch/arm/mach-mediatek/mt7629/
H A Dlowlevel_init.S41 beq go @ Go if core0 on primary core tile
/openbmc/openbmc-test-automation/data/
H A DRomulus.py101 "<inventory_root>/system/chassis/motherboard/cpu0/core0": {
197 "<inventory_root>/system/chassis/motherboard/cpu1/core0": {
428 0x2B: "<inventory_root>/system/chassis/motherboard/cpu0/core0",
452 0x43: "<inventory_root>/system/chassis/motherboard/cpu1/core0",
556 "object_path": "temperature/cpu0/core0",
740 "object_path": "temperature/cpu1/core0",
H A DWitherspoon.py102 "<inventory_root>/system/chassis/motherboard/cpu0/core0": {
150 "<inventory_root>/system/chassis/motherboard/cpu1/core0": {
489 0x3E: "<inventory_root>/system/chassis/motherboard/cpu0/core0",
501 0x4A: "<inventory_root>/system/chassis/motherboard/cpu1/core0",
/openbmc/openpower-hw-diags/test/
H A Dpdbg-test.dts1315 core0 {
1344 core0 {
1393 core0 {
1422 core0 {
1471 core0 {
1500 core0 {
1549 core0 {
1578 core0 {
1627 core0 {
1656 core0 {
[all …]
/openbmc/skeleton/configs/
H A DRomulus.py99 "<inventory_root>/system/chassis/motherboard/cpu0/core0": {
195 "<inventory_root>/system/chassis/motherboard/cpu1/core0": {
424 0x2B: "<inventory_root>/system/chassis/motherboard/cpu0/core0",
448 0x43: "<inventory_root>/system/chassis/motherboard/cpu1/core0",
H A DWitherspoon.py100 "<inventory_root>/system/chassis/motherboard/cpu0/core0": {
148 "<inventory_root>/system/chassis/motherboard/cpu1/core0": {
487 0x3E: "<inventory_root>/system/chassis/motherboard/cpu0/core0",
499 0x4A: "<inventory_root>/system/chassis/motherboard/cpu1/core0",
/openbmc/u-boot/include/
H A Dfsl_secboot_err.h69 "Current core is not boot core i.e core0" },
/openbmc/openbmc/meta-ibm/meta-romulus/recipes-phosphor/configuration/romulus-yaml-config/
H A Dromulus-ipmi-inventory-sensors.yaml16 /xyz/openbmc_project/inventory/system/chassis/motherboard/cpu0/core0:
141 /xyz/openbmc_project/inventory/system/chassis/motherboard/cpu1/core0:
/openbmc/openbmc/meta-yadro/meta-nicole/recipes-phosphor/configuration/nicole-yaml-config/
H A Dnicole-ipmi-inventory-sensors.yaml16 /xyz/openbmc_project/inventory/system/chassis/motherboard/cpu0/core0:
141 /xyz/openbmc_project/inventory/system/chassis/motherboard/cpu1/core0:
/openbmc/openbmc-test-automation/ipmi/
H A Dtest_ipmi_sdr.robot289 # /xyz/openbmc_project/inventory/system/chassis/motherboard/cpu0/core0
347 # component_name Component name (e.g. "cpu0/core0", "dimm0", etc.).
357 # e.g. cpu0/core0 to cpu0_core0

123