Home
last modified time | relevance | path

Searched defs:XCHAL_ICACHE_SETWIDTH (Results 1 – 13 of 13) sorted by relevance

/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h145 #define XCHAL_ICACHE_SETWIDTH 8 macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h188 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h181 #define XCHAL_ICACHE_SETWIDTH 0 macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h149 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h148 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h191 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h170 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h214 #define XCHAL_ICACHE_SETWIDTH 8 macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h249 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h227 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h261 #define XCHAL_ICACHE_SETWIDTH 7 macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h279 #define XCHAL_ICACHE_SETWIDTH 0 macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h357 #define XCHAL_ICACHE_SETWIDTH 7 macro