4482f32d | 05-Nov-2024 |
Peter Maydell <peter.maydell@linaro.org> |
target/sparc: Explicitly set 2-NaN propagation rule
Set the NaN propagation rule explicitly in the float_status words we use.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Acked-by: Mark
target/sparc: Explicitly set 2-NaN propagation rule
Set the NaN propagation rule explicitly in the float_status words we use.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20241025141254.2141506-13-peter.maydell@linaro.org
show more ...
|
d2a0c3a7 | 15-Aug-2024 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Add gen_trap_if_nofpu_fpexception
Model fp_exception state, in which only fp stores are allowed until such time as the FQ has been flushed.
Signed-off-by: Richard Henderson <richard.h
target/sparc: Add gen_trap_if_nofpu_fpexception
Model fp_exception state, in which only fp stores are allowed until such time as the FQ has been flushed.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Tested-by: Carl Hauser <chauser@pullman.com>
show more ...
|
29b99802 | 15-Aug-2024 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Implement STDFQ
Invalid encoding of addr should raise TT_ILL_INSN, so check before supervisor, which might raise TT_PRIV_INSN. Clear QNE after execution.
Resolves: https://gitlab.com/
target/sparc: Implement STDFQ
Invalid encoding of addr should raise TT_ILL_INSN, so check before supervisor, which might raise TT_PRIV_INSN. Clear QNE after execution.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2340 Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Tested-by: Carl Hauser <chauser@pullman.com>
show more ...
|
5a165e26 | 15-Aug-2024 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Add FSR_QNE to tb_flags
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ay
target/sparc: Add FSR_QNE to tb_flags
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Tested-by: Carl Hauser <chauser@pullman.com>
show more ...
|
c35c8d4d | 15-Aug-2024 |
Carl Hauser <chauser@pullman.com> |
target/sparc: Populate sparc32 FQ when raising fp exception
Implement a single instruction floating point queue, populated while delivering an fp exception.
Signed-off-by: Carl Hauser <chauser@pull
target/sparc: Populate sparc32 FQ when raising fp exception
Implement a single instruction floating point queue, populated while delivering an fp exception.
Signed-off-by: Carl Hauser <chauser@pullman.com> [rth: Split from a larger patch] Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Tested-by: Carl Hauser <chauser@pullman.com>
show more ...
|
eeb3f592 | 05-Nov-2023 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Implement monitor ASIs
Ignore the "monitor" portion and treat them the same as their base ASIs.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderso
target/sparc: Implement monitor ASIs
Ignore the "monitor" portion and treat them the same as their base ASIs.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
show more ...
|
b3c934dd | 04-Nov-2023 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Implement VIS4 comparisons
VIS4 completes the set, adding missing signed 8-bit ops and missing unsigned 16 and 32-bit ops.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Sign
target/sparc: Implement VIS4 comparisons
VIS4 completes the set, adding missing signed 8-bit ops and missing unsigned 16 and 32-bit ops.
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
show more ...
|
b99c1bbd | 04-Nov-2023 |
Richard Henderson <richard.henderson@linaro.org> |
target/sparc: Implement 8-bit FPADD, FPADDS, and FPADDUS
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> |