riscv: errata: andes: Probe for IOCP only once in boot stage[ Upstream commit ed5b7cfd7839f9280a63365c1133482b42d0981f ]We need to probe for IOCP only once during boot stage, as we were probingf
riscv: errata: andes: Probe for IOCP only once in boot stage[ Upstream commit ed5b7cfd7839f9280a63365c1133482b42d0981f ]We need to probe for IOCP only once during boot stage, as we were probingfor IOCP for all the stages this caused the below issue during module-initstage,[9.019104] Unable to handle kernel paging request at virtual address ffffffff8100d3a0[9.027153] Oops [#1][9.029421] Modules linked in: rcar_canfd renesas_usbhs i2c_riic can_dev spi_rspi i2c_core[9.037686] CPU: 0 PID: 90 Comm: udevd Not tainted 6.7.0-rc1+ #57[9.043756] Hardware name: Renesas SMARC EVK based on r9a07g043f01 (DT)[9.050339] epc : riscv_noncoherent_supported+0x10/0x3e[9.055558] ra : andes_errata_patch_func+0x4a/0x52[9.060418] epc : ffffffff8000d8c2 ra : ffffffff8000d95c sp : ffffffc8003abb00[9.067607] gp : ffffffff814e25a0 tp : ffffffd80361e540 t0 : 0000000000000000[9.074795] t1 : 000000000900031e t2 : 0000000000000001 s0 : ffffffc8003abb20[9.081984] s1 : ffffffff015b57c7 a0 : 0000000000000000 a1 : 0000000000000001[9.089172] a2 : 0000000000000000 a3 : 0000000000000000 a4 : ffffffff8100d8be[9.096360] a5 : 0000000000000001 a6 : 0000000000000001 a7 : 000000000900031e[9.103548] s2 : ffffffff015b57d7 s3 : 0000000000000001 s4 : 000000000000031e[9.110736] s5 : 8000000000008a45 s6 : 0000000000000500 s7 : 000000000000003f[9.117924] s8 : ffffffc8003abd48 s9 : ffffffff015b1140 s10: ffffffff8151a1b0[9.125113] s11: ffffffff015b1000 t3 : 0000000000000001 t4 : fefefefefefefeff[9.132301] t5 : ffffffff015b57c7 t6 : ffffffd8b63a6000[9.137587] status: 0000000200000120 badaddr: ffffffff8100d3a0 cause: 000000000000000f[9.145468] [<ffffffff8000d8c2>] riscv_noncoherent_supported+0x10/0x3e[9.151972] [<ffffffff800027e8>] _apply_alternatives+0x84/0x86[9.157784] [<ffffffff800029be>] apply_module_alternatives+0x10/0x1a[9.164113] [<ffffffff80008fcc>] module_finalize+0x5e/0x7a[9.169583] [<ffffffff80085cd6>] load_module+0xfd8/0x179c[9.174965] [<ffffffff80086630>] init_module_from_file+0x76/0xaa[9.180948] [<ffffffff800867f6>] __riscv_sys_finit_module+0x176/0x2a8[9.187365] [<ffffffff80889862>] do_trap_ecall_u+0xbe/0x130[9.192922] [<ffffffff808920bc>] ret_from_exception+0x0/0x64[9.198573] Code: 0009 b7e9 6797 014d a783 85a7 c799 4785 0717 0100 (0123) aef7[9.205994] ---[ end trace 0000000000000000 ]---This is because we called riscv_noncoherent_supported() for all the stagesduring IOCP probe. riscv_noncoherent_supported() function setsnoncoherent_supported variable to true which has an annotation set to"__ro_after_init" due to which we were seeing the above splat. Fix this byprobing for IOCP only once in boot stage by having a boolean variable"done" which will be set to true upon IOCP probe in errata_probe_iocp()and we bail out early if "done" is set to true.While at it make return type of errata_probe_iocp() to void as we werenot checking the return value in andes_errata_patch_func().Fixes: e021ae7f5145 ("riscv: errata: Add Andes alternative ports")Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>Reviewed-by: Yu Chien Peter Lin <peterlin@andestech.com>Link: https://lore.kernel.org/r/20231130212647.108746-1-prabhakar.mahadev-lad.rj@bp.renesas.comSigned-off-by: Palmer Dabbelt <palmer@rivosinc.com>Signed-off-by: Sasha Levin <sashal@kernel.org>
show more ...
riscv: errata: andes: Makefile: Fix randconfig build issueCompile the andes errata with cflags set to " -mcmodel=medany"when CONFIG_RISCV_ALTERNATIVE_EARLY is enabled.Reported-by: kernel test ro
riscv: errata: andes: Makefile: Fix randconfig build issueCompile the andes errata with cflags set to " -mcmodel=medany"when CONFIG_RISCV_ALTERNATIVE_EARLY is enabled.Reported-by: kernel test robot <lkp@intel.com>Closes: https://lore.kernel.org/oe-kbuild-all/202309111311.8tcq3KVc-lkp@intel.com/Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>Link: https://lore.kernel.org/r/20230925153844.26820-1-prabhakar.mahadev-lad.rj@bp.renesas.comSigned-off-by: Palmer Dabbelt <palmer@rivosinc.com>
riscv: errata: Add Andes alternative portsAdd required ports of the Alternative scheme for Andes CPU cores.I/O Coherence Port (IOCP) provides an AXI interface for connecting externalnon-caching
riscv: errata: Add Andes alternative portsAdd required ports of the Alternative scheme for Andes CPU cores.I/O Coherence Port (IOCP) provides an AXI interface for connecting externalnon-caching masters, such as DMA controllers. IOCP is a specificationoption and is disabled on the Renesas RZ/Five SoC due to this reason cachemanagement needs a software workaround.Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>Reviewed-by: Conor Dooley <conor.dooley@microchip.com>Tested-by: Conor Dooley <conor.dooley@microchip.com> # tyre-kicking on a d1Link: https://lore.kernel.org/r/20230818135723.80612-3-prabhakar.mahadev-lad.rj@bp.renesas.comSigned-off-by: Palmer Dabbelt <palmer@rivosinc.com>