Home
last modified time | relevance | path

Searched refs:REG (Results 1 – 25 of 337) sorted by relevance

12345678910>>...14

/openbmc/linux/drivers/net/ethernet/mscc/
H A Dvsc7514_regs.c72 REG(ANA_ADVLEARN, 0x009000),
73 REG(ANA_VLANMASK, 0x009004),
74 REG(ANA_PORT_B_DOMAIN, 0x009008),
75 REG(ANA_ANAGEFIL, 0x00900c),
76 REG(ANA_ANEVENTS, 0x009010),
77 REG(ANA_STORMLIMIT_BURST, 0x009014),
78 REG(ANA_STORMLIMIT_CFG, 0x009018),
79 REG(ANA_ISOLATED_PORTS, 0x009028),
80 REG(ANA_COMMUNITY_PORTS, 0x00902c),
81 REG(ANA_AUTOAGE, 0x009030),
[all …]
/openbmc/linux/drivers/net/dsa/ocelot/
H A Dseville_vsc9953.c43 REG(ANA_ADVLEARN, 0x00b500),
44 REG(ANA_VLANMASK, 0x00b504),
46 REG(ANA_ANAGEFIL, 0x00b50c),
47 REG(ANA_ANEVENTS, 0x00b510),
48 REG(ANA_STORMLIMIT_BURST, 0x00b514),
49 REG(ANA_STORMLIMIT_CFG, 0x00b518),
50 REG(ANA_ISOLATED_PORTS, 0x00b528),
51 REG(ANA_COMMUNITY_PORTS, 0x00b52c),
52 REG(ANA_AUTOAGE, 0x00b530),
53 REG(ANA_MACTOPTIONS, 0x00b534),
[all …]
H A Dfelix_vsc9959.c49 REG(ANA_ADVLEARN, 0x0089a0),
50 REG(ANA_VLANMASK, 0x0089a4),
52 REG(ANA_ANAGEFIL, 0x0089ac),
53 REG(ANA_ANEVENTS, 0x0089b0),
54 REG(ANA_STORMLIMIT_BURST, 0x0089b4),
55 REG(ANA_STORMLIMIT_CFG, 0x0089b8),
56 REG(ANA_ISOLATED_PORTS, 0x0089c8),
57 REG(ANA_COMMUNITY_PORTS, 0x0089cc),
58 REG(ANA_AUTOAGE, 0x0089d0),
59 REG(ANA_MACTOPTIONS, 0x0089d4),
[all …]
/openbmc/linux/tools/perf/arch/csky/util/
H A Dunwind-libdw.c16 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
23 dwarf_regs[0] = REG(A0); in libdw__arch_set_initial_registers()
24 dwarf_regs[1] = REG(A1); in libdw__arch_set_initial_registers()
25 dwarf_regs[2] = REG(A2); in libdw__arch_set_initial_registers()
26 dwarf_regs[3] = REG(A3); in libdw__arch_set_initial_registers()
27 dwarf_regs[4] = REG(REGS0); in libdw__arch_set_initial_registers()
28 dwarf_regs[5] = REG(REGS1); in libdw__arch_set_initial_registers()
29 dwarf_regs[6] = REG(REGS2); in libdw__arch_set_initial_registers()
30 dwarf_regs[7] = REG(REGS3); in libdw__arch_set_initial_registers()
31 dwarf_regs[8] = REG(REGS4); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/perf/arch/s390/util/
H A Dunwind-libdw.c17 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
26 dwarf_regs[0] = REG(R0); in libdw__arch_set_initial_registers()
27 dwarf_regs[1] = REG(R1); in libdw__arch_set_initial_registers()
28 dwarf_regs[2] = REG(R2); in libdw__arch_set_initial_registers()
29 dwarf_regs[3] = REG(R3); in libdw__arch_set_initial_registers()
30 dwarf_regs[4] = REG(R4); in libdw__arch_set_initial_registers()
31 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
32 dwarf_regs[6] = REG(R6); in libdw__arch_set_initial_registers()
33 dwarf_regs[7] = REG(R7); in libdw__arch_set_initial_registers()
34 dwarf_regs[8] = REG(R8); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/perf/arch/arm64/util/
H A Dunwind-libdw.c14 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
20 dwarf_regs[0] = REG(X0); in libdw__arch_set_initial_registers()
21 dwarf_regs[1] = REG(X1); in libdw__arch_set_initial_registers()
22 dwarf_regs[2] = REG(X2); in libdw__arch_set_initial_registers()
23 dwarf_regs[3] = REG(X3); in libdw__arch_set_initial_registers()
24 dwarf_regs[4] = REG(X4); in libdw__arch_set_initial_registers()
25 dwarf_regs[5] = REG(X5); in libdw__arch_set_initial_registers()
26 dwarf_regs[6] = REG(X6); in libdw__arch_set_initial_registers()
27 dwarf_regs[7] = REG(X7); in libdw__arch_set_initial_registers()
28 dwarf_regs[8] = REG(X8); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/perf/arch/loongarch/util/
H A Dunwind-libdw.c16 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
23 dwarf_regs[1] = REG(R1); in libdw__arch_set_initial_registers()
24 dwarf_regs[2] = REG(R2); in libdw__arch_set_initial_registers()
25 dwarf_regs[3] = REG(R3); in libdw__arch_set_initial_registers()
26 dwarf_regs[4] = REG(R4); in libdw__arch_set_initial_registers()
27 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
28 dwarf_regs[6] = REG(R6); in libdw__arch_set_initial_registers()
29 dwarf_regs[7] = REG(R7); in libdw__arch_set_initial_registers()
30 dwarf_regs[8] = REG(R8); in libdw__arch_set_initial_registers()
31 dwarf_regs[9] = REG(R9); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/perf/arch/riscv/util/
H A Dunwind-libdw.c16 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
23 dwarf_regs[1] = REG(RA); in libdw__arch_set_initial_registers()
24 dwarf_regs[2] = REG(SP); in libdw__arch_set_initial_registers()
25 dwarf_regs[3] = REG(GP); in libdw__arch_set_initial_registers()
26 dwarf_regs[4] = REG(TP); in libdw__arch_set_initial_registers()
27 dwarf_regs[5] = REG(T0); in libdw__arch_set_initial_registers()
28 dwarf_regs[6] = REG(T1); in libdw__arch_set_initial_registers()
29 dwarf_regs[7] = REG(T2); in libdw__arch_set_initial_registers()
30 dwarf_regs[8] = REG(S0); in libdw__arch_set_initial_registers()
31 dwarf_regs[9] = REG(S1); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/perf/arch/powerpc/util/
H A Dunwind-libdw.c23 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
29 dwarf_regs[0] = REG(R0); in libdw__arch_set_initial_registers()
30 dwarf_regs[1] = REG(R1); in libdw__arch_set_initial_registers()
31 dwarf_regs[2] = REG(R2); in libdw__arch_set_initial_registers()
32 dwarf_regs[3] = REG(R3); in libdw__arch_set_initial_registers()
33 dwarf_regs[4] = REG(R4); in libdw__arch_set_initial_registers()
34 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
35 dwarf_regs[6] = REG(R6); in libdw__arch_set_initial_registers()
36 dwarf_regs[7] = REG(R7); in libdw__arch_set_initial_registers()
37 dwarf_regs[8] = REG(R8); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/drivers/net/ethernet/apple/
H A Dmace.h9 #define REG(x) volatile unsigned char x; char x ## _pad[15] macro
12 REG(rcvfifo); /* receive FIFO */
13 REG(xmtfifo); /* transmit FIFO */
14 REG(xmtfc); /* transmit frame control */
15 REG(xmtfs); /* transmit frame status */
16 REG(xmtrc); /* transmit retry count */
17 REG(rcvfc); /* receive frame control */
18 REG(rcvfs); /* receive frame status (4 bytes) */
19 REG(fifofc); /* FIFO frame count */
20 REG(ir); /* interrupt register */
[all …]
/openbmc/qemu/target/sh4/
H A Dtranslate.c353 #define REG(x) cpu_gregs[(x) ^ ctx->gbank] macro
495 tcg_gen_addi_i32(addr, REG(B11_8), B3_0 * 4); in _decode_opc()
496 tcg_gen_qemu_st_i32(REG(B7_4), addr, ctx->memidx, in _decode_opc()
503 tcg_gen_addi_i32(addr, REG(B7_4), B3_0 * 4); in _decode_opc()
504 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
522 tcg_gen_movi_i32(REG(B11_8), B7_0s); in _decode_opc()
528 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
536 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
541 tcg_gen_addi_i32(REG(B11_8), REG(B11_8), B7_0s); in _decode_opc()
558 tcg_gen_mov_i32(REG(B11_8), REG(B7_4)); in _decode_opc()
[all …]
/openbmc/linux/tools/perf/arch/x86/util/
H A Dunwind-libdw.c15 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
22 dwarf_regs[0] = REG(AX); in libdw__arch_set_initial_registers()
23 dwarf_regs[1] = REG(CX); in libdw__arch_set_initial_registers()
24 dwarf_regs[2] = REG(DX); in libdw__arch_set_initial_registers()
25 dwarf_regs[3] = REG(BX); in libdw__arch_set_initial_registers()
26 dwarf_regs[4] = REG(SP); in libdw__arch_set_initial_registers()
27 dwarf_regs[5] = REG(BP); in libdw__arch_set_initial_registers()
28 dwarf_regs[6] = REG(SI); in libdw__arch_set_initial_registers()
29 dwarf_regs[7] = REG(DI); in libdw__arch_set_initial_registers()
30 dwarf_regs[8] = REG(IP); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/drivers/regulator/
H A Drn5t618-regulator.c25 #define REG(rid, ereg, emask, vreg, vmask, min, max, step) \ macro
45 REG(DCDC1, DC1CTL, BIT(0), DC1DAC, 0xff, 600000, 3500000, 12500),
46 REG(DCDC2, DC2CTL, BIT(0), DC2DAC, 0xff, 600000, 3500000, 12500),
47 REG(DCDC3, DC3CTL, BIT(0), DC3DAC, 0xff, 600000, 3500000, 12500),
48 REG(DCDC4, DC4CTL, BIT(0), DC4DAC, 0xff, 600000, 3500000, 12500),
50 REG(LDO1, LDOEN1, BIT(0), LDO1DAC, 0x7f, 900000, 3500000, 25000),
51 REG(LDO2, LDOEN1, BIT(1), LDO2DAC, 0x7f, 900000, 3500000, 25000),
52 REG(LDO3, LDOEN1, BIT(2), LDO3DAC, 0x7f, 600000, 3500000, 25000),
53 REG(LDO4, LDOEN1, BIT(3), LDO4DAC, 0x7f, 900000, 3500000, 25000),
54 REG(LDO5, LDOEN1, BIT(4), LDO5DAC, 0x7f, 900000, 3500000, 25000),
[all …]
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_lrc.c54 #define REG(x) (((x) >> 2) | BUILD_BUG_ON_ZERO(x >= 0x200)) in set_offsets() macro
110 REG(0x034),
111 REG(0x030),
112 REG(0x038),
113 REG(0x03c),
114 REG(0x168),
115 REG(0x140),
116 REG(0x110),
117 REG(0x11c),
118 REG(0x114),
[all …]
/openbmc/u-boot/drivers/video/
H A Dtda19988.c19 #define REG(page, addr) (((page) << 8) | (addr)) macro
27 #define REG_VERSION_LSB REG(0x00, 0x00) /* read */
28 #define REG_MAIN_CNTRL0 REG(0x00, 0x01) /* read/write */
35 #define REG_VERSION_MSB REG(0x00, 0x02) /* read */
36 #define REG_SOFTRESET REG(0x00, 0x0a) /* write */
39 #define REG_DDC_DISABLE REG(0x00, 0x0b) /* read/write */
40 #define REG_I2C_MASTER REG(0x00, 0x0d) /* read/write */
44 #define REG_FEAT_POWERDOWN REG(0x00, 0x0e) /* read/write */
48 #define REG_INT_FLAGS_0 REG(0x00, 0x0f) /* read/write */
49 #define REG_INT_FLAGS_1 REG(0x00, 0x10) /* read/write */
[all …]
/openbmc/linux/drivers/gpu/drm/tidss/
H A Dtidss_dispc_regs.h55 #define REG(r) (dispc_common_regmap[r ## _OFF]) macro
57 #define DSS_REVISION REG(DSS_REVISION)
58 #define DSS_SYSCONFIG REG(DSS_SYSCONFIG)
59 #define DSS_SYSSTATUS REG(DSS_SYSSTATUS)
60 #define DISPC_IRQ_EOI REG(DISPC_IRQ_EOI)
61 #define DISPC_IRQSTATUS_RAW REG(DISPC_IRQSTATUS_RAW)
62 #define DISPC_IRQSTATUS REG(DISPC_IRQSTATUS)
63 #define DISPC_IRQENABLE_SET REG(DISPC_IRQENABLE_SET)
64 #define DISPC_IRQENABLE_CLR REG(DISPC_IRQENABLE_CLR)
65 #define DISPC_VID_IRQENABLE(n) (REG(DISPC_VID_IRQENABLE) + (n) * 4)
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dce120/
H A Dhw_translate_dce120.c51 #define REG(reg_name)\ macro
69 case REG(DC_GPIO_GENERIC_A): in offset_to_id()
99 case REG(DC_GPIO_HPD_A): in offset_to_id()
126 case REG(DC_GPIO_SYNCA_A): in offset_to_id()
141 case REG(DC_GPIO_GENLK_A): in offset_to_id()
165 case REG(DC_GPIO_DDC1_A): in offset_to_id()
168 case REG(DC_GPIO_DDC2_A): in offset_to_id()
171 case REG(DC_GPIO_DDC3_A): in offset_to_id()
174 case REG(DC_GPIO_DDC4_A): in offset_to_id()
177 case REG(DC_GPIO_DDC5_A): in offset_to_id()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn10/
H A Dhw_translate_dcn10.c51 #define REG(reg_name)\ macro
69 case REG(DC_GPIO_GENERIC_A): in offset_to_id()
99 case REG(DC_GPIO_HPD_A): in offset_to_id()
126 case REG(DC_GPIO_SYNCA_A): in offset_to_id()
141 case REG(DC_GPIO_GENLK_A): in offset_to_id()
165 case REG(DC_GPIO_DDC1_A): in offset_to_id()
168 case REG(DC_GPIO_DDC2_A): in offset_to_id()
171 case REG(DC_GPIO_DDC3_A): in offset_to_id()
174 case REG(DC_GPIO_DDC4_A): in offset_to_id()
177 case REG(DC_GPIO_DDC5_A): in offset_to_id()
[all …]
/openbmc/u-boot/drivers/i2c/
H A Ddavinci_i2c.c34 REG(&(i2c_base->i2c_con)) = 0;\
43 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
46 stat = REG(&(i2c_base->i2c_stat)); in _wait_for_bus()
48 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
52 REG(&(i2c_base->i2c_stat)) = stat; in _wait_for_bus()
56 REG(&(i2c_base->i2c_stat)) = 0xffff; in _wait_for_bus()
66 stat = REG(&(i2c_base->i2c_stat)); in _poll_i2c_irq()
71 REG(&(i2c_base->i2c_stat)) = 0xffff; in _poll_i2c_irq()
78 if (!(REG(&(i2c_base->i2c_stat)) & I2C_STAT_RRDY)) in _flush_rx()
81 REG(&(i2c_base->i2c_drr)); in _flush_rx()
[all …]
/openbmc/linux/tools/perf/arch/arm/util/
H A Dunwind-libdw.c14 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
20 dwarf_regs[0] = REG(R0); in libdw__arch_set_initial_registers()
21 dwarf_regs[1] = REG(R1); in libdw__arch_set_initial_registers()
22 dwarf_regs[2] = REG(R2); in libdw__arch_set_initial_registers()
23 dwarf_regs[3] = REG(R3); in libdw__arch_set_initial_registers()
24 dwarf_regs[4] = REG(R4); in libdw__arch_set_initial_registers()
25 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
26 dwarf_regs[6] = REG(R6); in libdw__arch_set_initial_registers()
27 dwarf_regs[7] = REG(R7); in libdw__arch_set_initial_registers()
28 dwarf_regs[8] = REG(R8); in libdw__arch_set_initial_registers()
[all …]
/openbmc/linux/tools/testing/selftests/powerpc/nx-gzip/include/
H A Dnxu.h428 #define getnn(ST, REG) ((be32toh(ST.REG) >> (31-REG##_offset)) \ argument
429 & REG##_mask)
430 #define getpnn(ST, REG) ((be32toh((ST)->REG) >> (31-REG##_offset)) \ argument
431 & REG##_mask)
432 #define get32(ST, REG) (be32toh(ST.REG)) argument
433 #define getp32(ST, REG) (be32toh((ST)->REG)) argument
434 #define get64(ST, REG) (be64toh(ST.REG)) argument
435 #define getp64(ST, REG) (be64toh((ST)->REG)) argument
437 #define unget32(ST, REG) (get32(ST, REG) & ~((REG##_mask) \ argument
438 << (31-REG##_offset)))
[all …]
/openbmc/linux/arch/sparc/include/asm/
H A Dtrap_block.h120 #define __GET_CPUID(REG) \ argument
122 661: ldxa [%g0] ASI_UPA_CONFIG, REG; \
123 srlx REG, 17, REG; \
124 and REG, 0x1f, REG; \
130 ldxa [%g0] ASI_SAFARI_CONFIG, REG; \
131 srlx REG, 17, REG; \
132 and REG, 0x3ff, REG; \
135 ldxa [%g0] ASI_JBUS_CONFIG, REG; \
136 srlx REG, 17, REG; \
137 and REG, 0x1f, REG; \
[all …]
/openbmc/linux/arch/m68k/lib/
H A Dmulsi3.S61 #define REG(x) CONCAT1 (__REGISTER_PREFIX__, x) macro
67 #define d0 REG (d0)
68 #define d1 REG (d1)
69 #define d2 REG (d2)
70 #define d3 REG (d3)
71 #define d4 REG (d4)
72 #define d5 REG (d5)
73 #define d6 REG (d6)
74 #define d7 REG (d7)
75 #define a0 REG (a0)
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn30/
H A Dhw_translate_dcn30.c59 #undef REG
60 #define REG(reg_name)\ macro
78 case REG(DC_GPIO_GENERIC_A): in offset_to_id()
108 case REG(DC_GPIO_HPD_A): in offset_to_id()
135 case REG(DC_GPIO_GENLK_A): in offset_to_id()
160 case REG(DC_GPIO_DDC1_A): in offset_to_id()
163 case REG(DC_GPIO_DDC2_A): in offset_to_id()
166 case REG(DC_GPIO_DDC3_A): in offset_to_id()
169 case REG(DC_GPIO_DDC4_A): in offset_to_id()
172 case REG(DC_GPIO_DDC5_A): in offset_to_id()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn20/
H A Dhw_translate_dcn20.c54 #undef REG
55 #define REG(reg_name)\ macro
73 case REG(DC_GPIO_GENERIC_A): in offset_to_id()
103 case REG(DC_GPIO_HPD_A): in offset_to_id()
130 case REG(DC_GPIO_GENLK_A): in offset_to_id()
155 case REG(DC_GPIO_DDC1_A): in offset_to_id()
158 case REG(DC_GPIO_DDC2_A): in offset_to_id()
161 case REG(DC_GPIO_DDC3_A): in offset_to_id()
164 case REG(DC_GPIO_DDC4_A): in offset_to_id()
167 case REG(DC_GPIO_DDC5_A): in offset_to_id()
[all …]

12345678910>>...14