/openbmc/u-boot/arch/arm/mach-imx/mx5/ |
H A D | mx53_dram.c | 30 gd->ram_size += get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init() 40 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 41 gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init_banksize()
|
/openbmc/u-boot/arch/arm/mach-imx/imx8/ |
H A D | cpu.c | 259 end2 = (sc_faddr_t)PHYS_SDRAM_2 + PHYS_SDRAM_2_SIZE; in dram_init() 273 } else if (start >= PHYS_SDRAM_2 && start <= end2) { in dram_init() 321 end2 = (sc_faddr_t)PHYS_SDRAM_2 + PHYS_SDRAM_2_SIZE; in dram_init_banksize() 341 } else if (start >= PHYS_SDRAM_2 && start <= end2) { in dram_init_banksize() 360 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 374 (addr_start >= PHYS_SDRAM_2 && in get_block_attrs() 375 addr_start <= ((sc_faddr_t)PHYS_SDRAM_2 + PHYS_SDRAM_2_SIZE))) in get_block_attrs() 386 end2 = (sc_faddr_t)PHYS_SDRAM_2 + PHYS_SDRAM_2_SIZE; in get_block_size() 391 } else if (addr_start >= PHYS_SDRAM_2 && addr_start <= end2) { in get_block_size()
|
/openbmc/u-boot/board/armadeus/apf27/ |
H A D | apf27.c | 189 gd->ram_size += get_ram_size((void *)PHYS_SDRAM_2, in dram_init() 200 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 202 gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2, in dram_init_banksize() 215 ramtop = PHYS_SDRAM_2 + get_ram_size((void *)PHYS_SDRAM_2, in board_get_usable_ram_top()
|
H A D | lowlevel_init.S | 129 ldr r1, =PHYS_SDRAM_2+ACFG_SDRAM_PRECHARGE_ALL_VAL 135 ldr r4, =PHYS_SDRAM_2 /* CSD1 base address */ 146 ldr r4, =PHYS_SDRAM_2+ACFG_SDRAM_MODE_REGISTER_VAL 150 ldr r4, =PHYS_SDRAM_2+ACFG_SDRAM_EXT_MODE_REGISTER_VAL
|
/openbmc/u-boot/board/samsung/smdkv310/ |
H A D | smdkv310.c | 47 + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE) in dram_init() 59 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 60 gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, in dram_init_banksize()
|
/openbmc/u-boot/board/armltd/vexpress64/ |
H A D | vexpress64.c | 76 #ifdef PHYS_SDRAM_2 in dram_init_banksize() 77 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
|
H A D | pcie.c | 111 xr3pci_set_atr_entry(base, PHYS_SDRAM_2, PHYS_SDRAM_2, in xr3pci_setup_atr()
|
/openbmc/u-boot/board/mini-box/picosam9g45/ |
H A D | picosam9g45.c | 278 + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init() 288 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 289 gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, in dram_init_banksize()
|
/openbmc/u-boot/board/freescale/mx53smd/ |
H A D | mx53smd.c | 26 size2 = get_ram_size((void *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init() 37 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
|
/openbmc/u-boot/board/armltd/vexpress/ |
H A D | vexpress_common.c | 118 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize() 120 get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init_banksize()
|
/openbmc/u-boot/board/menlo/m53menlo/ |
H A D | m53menlo.c | 49 return PHYS_SDRAM_2 + mx53_dram_size[1]; in board_get_usable_ram_top() 55 mx53_dram_size[1] = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init() 67 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
|
/openbmc/u-boot/include/configs/ |
H A D | ti_omap3_common.h | 46 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 macro
|
H A D | dragonboard820c.h | 19 #define PHYS_SDRAM_2 0x100000000 macro
|
H A D | omap3_zoom1.h | 116 #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_2 + \
|
H A D | sniper.h | 40 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 macro
|
H A D | mx53smd.h | 103 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
|
H A D | smdkv310.h | 55 #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE) macro
|
H A D | mx53cx9020.h | 144 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
|
H A D | picosam9g45.h | 67 #define PHYS_SDRAM_2 ATMEL_BASE_CS6 /* on DDRSDRC0 */ macro
|
H A D | exynos7420-common.h | 51 #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE) macro
|
H A D | mx53ard.h | 158 #define PHYS_SDRAM_2 CSD1_BASE_ADDR macro
|
H A D | imx8qxp_mek.h | 153 #define PHYS_SDRAM_2 0x880000000 macro
|
/openbmc/u-boot/board/compulab/cm_fx6/ |
H A D | spl.c | 237 bank2_size = get_ram_size((long int *)PHYS_SDRAM_2, 0x80000000); in cm_fx6_spl_dram_init() 262 bank2_size = get_ram_size((long int *)PHYS_SDRAM_2, in cm_fx6_spl_dram_init()
|
/openbmc/u-boot/board/freescale/mx35pdk/ |
H A D | mx35pdk.c | 43 size2 = get_ram_size((void *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE); in dram_init() 55 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
|
/openbmc/u-boot/board/ge/mx53ppd/ |
H A D | mx53ppd.c | 64 mx53_dram_size[1] = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30); in dram_init() 76 gd->bd->bi_dram[1].start = PHYS_SDRAM_2; in dram_init_banksize()
|