Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_PCIE1_IO_PHYS (Results 1 – 25 of 72) sorted by relevance

123

/openbmc/u-boot/include/configs/
H A Dxpedite517x.h282 #define CONFIG_SYS_PCIE1_IO_PHYS 0xe8000000 macro
395 #define CONFIG_SYS_DBAT4L (CONFIG_SYS_PCIE1_IO_PHYS |\
399 #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCIE1_IO_PHYS |\
403 #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCIE1_IO_PHYS |\
H A Dcontrolcenterd.h221 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull macro
223 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000 macro
H A Dsbc8641d.h265 #define CONFIG_SYS_PCIE1_IO_PHYS CONFIG_SYS_PCIE1_IO_BUS macro
389 #define CONFIG_SYS_DBAT4L ( CONFIG_SYS_PCIE1_IO_PHYS | BATL_PP_RW \
392 #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCIE1_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
H A DMPC8548CDS.h360 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfe3000000ull macro
362 #define CONFIG_SYS_PCIE1_IO_PHYS 0xe3000000 macro
H A Dcyrus.h252 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull macro
254 #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000 macro
H A DP1022DS.h409 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull macro
411 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000 macro
H A DMPC8536DS.h409 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc10000ull macro
411 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc10000 macro
H A DMPC8572DS.h428 #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull macro
430 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000 macro
H A DP2041RDB.h368 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull macro
370 #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000 macro
H A Dcorenet_ds.h376 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull macro
378 #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000 macro
H A DB4860QDS.h533 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull macro
535 #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000 macro
H A DMPC8641HPCN.h302 #define CONFIG_SYS_PCIE1_IO_PHYS \ macro
331 #define CONFIG_SYS_PCIE2_IO_PHYS (CONFIG_SYS_PCIE1_IO_PHYS \
/openbmc/u-boot/board/xes/xpedite550x/
H A Dtlb.c75 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_PHYS, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/xes/xpedite537x/
H A Dtlb.c75 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_PHYS, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/mpc8308_p1m/
H A Dmpc8308_p1m.c34 .phys_start = CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/mpc8548cds/
H A Dtlb.c81 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/p1_twr/
H A Dtlb.c59 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/gdsys/p1022/
H A Dtlb.c61 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/Arcturus/ucp1020/
H A Dtlb.c57 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dtlb.c60 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/c29xpcie/
H A Dtlb.c42 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dtlb.c65 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/varisys/cyrus/
H A Dtlb.c75 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/keymile/kmp204x/
H A Dtlb.c58 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
/openbmc/u-boot/board/freescale/t1040qds/
H A Dtlb.c61 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,

123