Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_INIT_L3_ADDR (Results 1 – 25 of 37) sorted by relevance

12

/openbmc/u-boot/arch/powerpc/include/asm/
H A Dfsl_secure_boot.h40 #undef CONFIG_SYS_INIT_L3_ADDR
41 #define CONFIG_SYS_INIT_L3_ADDR 0xbff00000 macro
45 #undef CONFIG_SYS_INIT_L3_ADDR
47 #define CONFIG_SYS_INIT_L3_ADDR \ macro
51 #define CONFIG_SYS_INIT_L3_ADDR 0xbff00000 macro
/openbmc/u-boot/board/freescale/t104xrdb/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR) && \
36 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
48 CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c95 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/freescale/common/p_corenet/
H A Dtlb.c44 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
51 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
62 CONFIG_SYS_INIT_L3_ADDR & 0xfff00000,
/openbmc/u-boot/board/varisys/cyrus/
H A Dtlb.c31 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
36 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
/openbmc/u-boot/board/freescale/t1040qds/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
35 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
/openbmc/u-boot/board/freescale/t102xrdb/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
35 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
/openbmc/u-boot/board/freescale/t4rdb/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
33 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c76 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/freescale/t102xqds/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
35 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
/openbmc/u-boot/board/freescale/t4qds/
H A Dtlb.c33 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
38 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c112 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/freescale/t208xqds/
H A Dtlb.c33 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
38 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c103 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/freescale/b4860qds/
H A Dtlb.c30 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
35 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c87 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/freescale/t208xrdb/
H A Dtlb.c33 #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
38 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
H A Dspl.c73 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR; in board_init_r()
/openbmc/u-boot/board/keymile/kmp204x/
H A Dtlb.c37 SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
/openbmc/u-boot/include/configs/
H A Dcyrus.h86 #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE macro
90 #define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR
93 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
H A Dt4qds.h54 #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000 macro
56 #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
H A DP2041RDB.h102 #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE macro
107 #define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR
110 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
H A Dcorenet_ds.h114 #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE macro
118 #define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR
121 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
H A DT4240RDB.h93 #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000 macro
95 #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
/openbmc/u-boot/include/configs/km/
H A Dkmp204x-common.h73 #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE macro
77 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)

12