Home
last modified time | relevance | path

Searched +full:fast +full:- +full:mode (Results 1 – 25 of 1084) sorted by relevance

12345678910>>...44

/openbmc/linux/include/soc/fsl/qe/
H A Ducc_fast.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Internal header file for UCC FAST unit routines.
39 #define R_CM_S 0x0200 /* continuous mode */
53 #define T_TM_S 0x0200 /* continuous mode */
66 /* ucc_fast_channel_protocol_mode - UCC FAST mode */
86 /* ucc_fast_transparent_txrx - UCC Fast Transparent TX & RX */
92 /* UCC fast diagnostic mode */
100 /* UCC fast Sync length (transparent mode only) */
108 /* UCC fast RTS mode */
114 /* UCC fast receiver decoding mode */
[all …]
H A Ducc.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
21 /* Slow or fast type for UCCs.
29 * Sets UCC to slow or fast mode.
31 * ucc_num - (In) number of UCC (0-7).
32 * speed - (In) slow or fast mode for UCC.
39 enum comm_dir mode);
41 enum comm_dir mode);
43 enum comm_dir mode);
/openbmc/linux/Documentation/devicetree/bindings/power/supply/
H A Dqcom,pm8941-charger.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/power/supply/qcom,pm8941-charger.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Switch-Mode Battery Charger and Boost
10 - Sebastian Reichel <sre@kernel.org>
15 - qcom,pm8226-charger
16 - qcom,pm8941-charger
23 - description: charge done
24 - description: charge fast mode
[all …]
H A Dmax8925_battery.txt1 max8925-battery bindings
5 - batt-detect: whether support battery detect
6 - topoff-threshold: set charging current in topoff mode
7 - fast-charge: set charging current in fast mode
8 - no-temp-support: whether support temperature protection detect
9 - no-insert-detect: whether support insert detect
13 batt-detect = <0>;
14 topoff-threshold = <1>;
15 fast-charge = <7>;
16 no-temp-support = <0>;
[all …]
H A Drichtek,rt5033-charger.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/supply/richtek,rt5033-charger.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jakob Hauser <jahau@rocketmail.com>
14 under sub-node named "charger" using the following format.
18 const: richtek,rt5033-charger
20 monitored-battery:
26 precharge-current-microamp:
27 Current of pre-charge mode. The pre-charge current levels are 350 mA
[all …]
H A Dmaxim,max14577.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
22 - maxim,max14577-charger
23 - maxim,max77836-charger
25 maxim,constant-uvolt:
32 maxim,eoc-uamp:
34 Current in uA for End-Of-Charge mode.
35 MAX14577: 50000-20000
[all …]
H A Dmaxim,max77693.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
21 const: maxim,max77693-charger
23 maxim,constant-microvolt:
25 Battery constant voltage in uV. The charger will operate in fast
26 charge constant current mode till battery voltage reaches this level.
27 Then the charger will switch to fast charge constant voltage mode.
30 Valid values: 3650000 - 4400000, step by 25000 (rounded down)
[all …]
/openbmc/u-boot/tools/
H A Dublimage.h1 /* SPDX-License-Identifier: GPL-2.0+ */
25 CFG_INVALID = -1,
35 /* Safe boot mode */
37 /* DMA boot mode */
39 /* I Cache boot mode */
41 /* Fast EMIF boot mode */
43 /* DMA + ICache boot mode */
45 /* DMA + ICache + Fast EMIF boot mode */
68 * PLL setting -Multiplier (only valid if
72 * PLL setting -Divider (only valid if
[all …]
/openbmc/u-boot/drivers/qe/
H A Duccf.h1 /* SPDX-License-Identifier: GPL-2.0+ */
16 /* Fast or Giga ethernet
23 /* General UCC Extended Mode Register
33 /* General UCC FAST Mode Register
49 /* GUMR [MODE] bit maps
63 /* Fast Ethernet (10/100 Mbps)
81 /* UCC fast alignment
91 /* UCC fast structure.
113 void ucc_fast_enable(ucc_fast_private_t *uccf, comm_dir_e mode);
114 void ucc_fast_disable(ucc_fast_private_t *uccf, comm_dir_e mode);
H A Duccf.c1 // SPDX-License-Identifier: GPL-2.0+
19 out_be16(&uccf->uf_regs->utodr, UCC_FAST_TOD); in ucc_fast_transmit_on_demand()
42 *p_cmxucr = &(qe_immr->qmx.cmxucr1); in ucc_get_cmxucr_reg()
47 *p_cmxucr = &(qe_immr->qmx.cmxucr1); in ucc_get_cmxucr_reg()
52 *p_cmxucr = &(qe_immr->qmx.cmxucr2); in ucc_get_cmxucr_reg()
57 *p_cmxucr = &(qe_immr->qmx.cmxucr2); in ucc_get_cmxucr_reg()
62 *p_cmxucr = &(qe_immr->qmx.cmxucr3); in ucc_get_cmxucr_reg()
67 *p_cmxucr = &(qe_immr->qmx.cmxucr3); in ucc_get_cmxucr_reg()
72 *p_cmxucr = &(qe_immr->qmx.cmxucr4); in ucc_get_cmxucr_reg()
77 *p_cmxucr = &(qe_immr->qmx.cmxucr4); in ucc_get_cmxucr_reg()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mtd/
H A Dspear_smi.txt4 - compatible : "st,spear600-smi"
5 - reg : Address range of the mtd chip
6 - #address-cells, #size-cells : Must be present if the device has sub-nodes
8 - interrupts: Should contain the STMMAC interrupts
9 - clock-rate : Functional clock rate of SMI in Hz
12 - st,smi-fast-mode : Flash supports read in fast mode
17 compatible = "st,spear600-smi";
18 #address-cells = <1>;
19 #size-cells = <1>;
21 interrupt-parent = <&vic1>;
[all …]
/openbmc/linux/drivers/media/tuners/
H A Dqm1d1c0042.h1 /* SPDX-License-Identifier: GPL-2.0 */
19 bool fast_srch; /* enable fast search mode, no LPF */
21 u32 fast_srch_wait; /* with fast-search mode, no LPF. [ms] */
22 u32 normal_srch_wait; /* with no LPF/fast-search mode. [ms] */
/openbmc/u-boot/board/toradex/colibri_imx6/
H A Ddo_fuse.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2014-2016, Toradex AG
56 int confirmed = argc >= 1 && !strcmp(argv[1], "-y"); in do_updt_fuse()
59 if (argc >= 1 && !strcmp(argv[1], "-n")) in do_updt_fuse()
66 puts("Fast boot mode already fused, no need to fuse\n"); in do_updt_fuse()
71 " Updating to fast boot mode prevents easy\n" in do_updt_fuse()
77 puts("Fusing fast boot mode...\n"); in do_updt_fuse()
95 "updt_fuse [-n] [-y] - boot cfg fast boot mode fusing"
/openbmc/u-boot/board/toradex/apalis_imx6/
H A Ddo_fuse.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2014-2016, Toradex AG
56 int confirmed = argc >= 1 && !strcmp(argv[1], "-y"); in do_updt_fuse()
59 if (argc >= 1 && !strcmp(argv[1], "-n")) in do_updt_fuse()
66 puts("Fast boot mode already fused, no need to fuse\n"); in do_updt_fuse()
71 " Updating to fast boot mode prevents easy\n" in do_updt_fuse()
77 puts("Fusing fast boot mode...\n"); in do_updt_fuse()
95 "updt_fuse [-n] [-y] - boot cfg fast boot mode fusing"
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Di2c-pxa.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/i2c/i2c-pxa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh+dt@kernel.org>
13 - $ref: /schemas/i2c/i2c-controller.yaml#
14 - if:
17 - mrvl,i2c-polling
20 - interrupts
25 - mrvl,mmp-twsi
[all …]
H A Dnvidia,tegra20-i2c.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/i2c/nvidia,tegra20-i2c.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 - Thierry Reding <thierry.reding@gmail.com>
9 - Jon Hunter <jonathanh@nvidia.com>
16 - description: Tegra20 has 4 generic I2C controller. This can support
17 master and slave mode of I2C communication. The i2c-tegra driver
18 only support master mode of I2C communication. Driver of I2C
19 controller is only compatible with "nvidia,tegra20-i2c".
[all …]
/openbmc/linux/drivers/power/supply/
H A Dmax77650-charger.c1 // SPDX-License-Identifier: GPL-2.0
6 // Battery charger driver for MAXIM 77650/77651 charger/power-supply.
26 /* Charger is in prequalification mode. */
28 /* Charger is in fast-charge constant current mode. */
30 /* Charger is in JEITA modified fast-charge constant-current mode. */
32 /* Charger is in fast-charge constant-voltage mode. */
34 /* Charger is in JEITA modified fast-charge constant-voltage mode. */
36 /* Charger is in top-off mode. */
38 /* Charger is in JEITA modified top-off mode. */
46 /* Charger is suspended due to a fast-charge timer fault. */
[all …]
/openbmc/linux/Documentation/admin-guide/device-mapper/
H A Dcache.rst8 dm-cache is a device mapper target written by Joe Thornber, Heinz
15 This device-mapper solution allows us to insert this caching at
17 a thin-provisioning pool. Caching solutions that are integrated more
20 The target reuses the metadata library used in the thin-provisioning
23 The decision as to what data to migrate and when is left to a plug-in
35 Migration from slow device to fast device.
37 Migration from fast device to slow device.
46 Sub-devices
47 -----------
52 1. An origin device - the big, slow one.
[all …]
/openbmc/linux/Documentation/arch/arm/pxa/
H A Dmfp.rst7 MFP stands for Multi-Function Pin, which is the pin-mux logic on PXA3xx and
15 mechanism is introduced from PXA3xx to completely move the pin-mux functions
16 out of the GPIO controller. In addition to pin-mux configurations, the MFP
17 also controls the low power state, driving strength, pull-up/down and event
21 +--------+
22 | |--(GPIO19)--+
24 | |--(GPIO...) |
25 +--------+ |
26 | +---------+
27 +--------+ +------>| |
[all …]
/openbmc/linux/drivers/net/wireless/ath/ath5k/
H A Dreset.c2 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Luis Rodriguez <mcgrof@winlab.rutgers.edu>
5 * Copyright (c) 2007-2008 Pavel Roskin <proski@gnu.org>
6 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
30 #include <linux/pci.h> /* To determine if a card is pci-e */
52 * ath5k_hw_register_timeout() - Poll a register for a flag/field change
64 * Returns -EAGAIN if we exceeded AR5K_TUNE_REGISTER_TIMEOUT * 15us or 0
73 for (i = AR5K_TUNE_REGISTER_TIMEOUT; i > 0; i--) { in ath5k_hw_register_timeout()
82 return (i <= 0) ? -EAGAIN : 0; in ath5k_hw_register_timeout()
[all …]
/openbmc/linux/include/linux/
H A Di2c-algo-pca.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 #define I2C_PCA_OSC_PER 3 /* e10-8s */
34 #define I2C_PCA_ICOUNT 0x00 /* Byte Count for buffered mode */
40 #define I2C_PCA_IMODE 0x06 /* I2C Bus mode */
42 /* PCA9665 I2C bus mode */
43 #define I2C_PCA_MODE_STD 0x00 /* Standard mode */
44 #define I2C_PCA_MODE_FAST 0x01 /* Fast mode */
45 #define I2C_PCA_MODE_FASTP 0x02 /* Fast Plus mode */
46 #define I2C_PCA_MODE_TURBO 0x03 /* Turbo mode */
57 * struct pca_i2c_bus_settings - The configured PCA i2c bus settings
[all …]
/openbmc/linux/drivers/i2c/busses/
H A Di2c-synquacer.c1 // SPDX-License-Identifier: GPL-2.0
56 #define SYNQUACER_I2C_CCR_FM BIT(6) // Speed Mode Select
68 /* STANDARD MODE frequency */
70 DIV_ROUND_UP(DIV_ROUND_UP((rate), I2C_MAX_STANDARD_MODE_FREQ) - 2, 2)
71 /* FAST MODE frequency */
73 DIV_ROUND_UP((DIV_ROUND_UP((rate), I2C_MAX_FAST_MODE_FREQ) - 2) * 2, 3)
76 /* calculate the value of CS bits in CCR register on standard mode */
78 ((SYNQUACER_I2C_CLK_MASTER_STD(rate) - 65) \
81 /* calculate the value of CS bits in CSR register on standard mode */
84 /* calculate the value of CS bits in CCR register on fast mode */
[all …]
/openbmc/u-boot/drivers/i2c/
H A Dmv_i2c.h1 /* SPDX-License-Identifier: GPL-2.0+ */
28 /* ----- Control register bits ---------------------------------------- */
46 #define ICR_SM 0x00000 /* Standard Mode */
47 #define ICR_FM 0x10000 /* Fast Mode */
48 #define ICR_MODE_MASK 0x30000 /* Mode mask */
50 #define ICR_SM 0x00000 /* Standard Mode */
51 #define ICR_FM 0x08000 /* Fast Mode */
52 #define ICR_MODE_MASK 0x18000 /* Mode mask */
55 /* ----- Status register bits ----------------------------------------- */
57 #define ISR_RWM 0x1 /* read/write mode */
H A DKconfig23 Enable old-style I2C functions for compatibility with existing code.
41 ---help---
43 often dealt with by using an I2C pass-through interface provided by
44 the EC. On some unfortunate models (e.g. Spring) the pass-through
71 configuration is given by the device tree. Kernel-style device tree
73 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
82 i2c-gpio driver unless your system can cope with this limitation.
83 Binding info: doc/device-tree-bindings/i2c/i2c-at91.txt
132 support AST2600 I2C new mode register.
141 Only single master mode is supported and only byte-by-byte
[all …]
/openbmc/linux/arch/arm/kernel/
H A Dentry-header.S1 /* SPDX-License-Identifier: GPL-2.0 */
6 #include <asm/asm-offsets.h>
9 #include <asm/uaccess-asm.h>
13 @ -----------------
30 * (due to slow/fast restore user regs).
59 * ARMv7-M exception entry/exit macros.
65 * If exception is taken while in user mode, SP_main is
74 * When returning to kernel mode, we don't return from exception.
78 @ exception entry. Depending on the mode the cpu was in when the
86 @ we cannot rely on r0-r3 and r12 matching the value saved in the
[all …]

12345678910>>...44