Home
last modified time | relevance | path

Searched refs:tpr0 (Results 1 – 23 of 23) sorted by relevance

/openbmc/u-boot/board/sunxi/
H A Ddram_timings_sun4i.h6 .tpr0 = 0x268e5590,
12 .tpr0 = 0x288f6690,
18 .tpr0 = 0x2a8f6690,
24 .tpr0 = 0x2ab06690,
30 .tpr0 = 0x2cb16690,
36 .tpr0 = 0x30b26690,
42 .tpr0 = 0x30b27790,
48 .tpr0 = 0x32b27790,
54 .tpr0 = 0x34d37790,
60 .tpr0 = 0x36d47790,
[all …]
H A Ddram_sun4i_auto.c16 .tpr0 = 0x30926692,
H A Ddram_sun5i_auto.c19 .tpr0 = 0x42d899b7,
/openbmc/u-boot/arch/arm/mach-at91/
H A Dmpddrc.c59 writel(mpddr_value->tpr0, &mpddr->tpr0); in ddr2_init()
168 writel(mpddr_value->tpr0, &mpddr->tpr0); in ddr3_init()
/openbmc/u-boot/arch/arm/mach-at91/include/mach/
H A Datmel_mpddrc.h17 u32 tpr0; member
31 u32 tpr0; /* 0x0c: Timing Parameter 0 Register */ member
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun4i.h20 u32 tpr0; /* 0x14 dram timing parameters register 0 */ member
79 u32 tpr0; member
H A Ddram_sun8i_a23.h28 u32 tpr0; member
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a23.c42 .tpr0 = 0x2ab83def,
130 writel((dram_para.tpr0 & 0x000fffff), &mctl_phy->ptr2); in mctl_init()
132 writel((dram_para.tpr0 & 0x3ff00000) >> 2 | in mctl_init()
H A Ddram_sun4i.c638 writel(para->tpr0, &dram->tpr0); in dramc_init_helper()
/openbmc/u-boot/board/atmel/sama5d27_som1_ek/
H A Dsama5d27_som1_ek.c116 ddrc->tpr0 = ((7 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET) | in ddrc_conf()
/openbmc/u-boot/board/atmel/sama5d2_xplained/
H A Dsama5d2_xplained.c117 ddrc->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddrc_conf()
/openbmc/u-boot/board/atmel/sama5d3_xplained/
H A Dsama5d3_xplained.c151 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/laird/wb45n/
H A Dwb45n.c158 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/atmel/at91sam9x5ek/
H A Dat91sam9x5ek.c164 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/atmel/sama5d4_xplained/
H A Dsama5d4_xplained.c167 ddr2->tpr0 = (8 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/laird/wb50n/
H A Dwb50n.c152 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/atmel/sama5d4ek/
H A Dsama5d4ek.c152 ddr2->tpr0 = (8 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/siemens/corvus/
H A Dboard.c147 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET |/* 6*7.5 = 45 ns */ in ddr2_conf()
/openbmc/u-boot/board/atmel/at91sam9n12ek/
H A Dat91sam9n12ek.c248 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/atmel/at91sam9m10g45ek/
H A Dat91sam9m10g45ek.c105 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET |/* 6*7.5 = 45 ns */ in ddr2_conf()
/openbmc/u-boot/board/atmel/sama5d3xek/
H A Dsama5d3xek.c225 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET | in ddr2_conf()
/openbmc/u-boot/board/mini-box/picosam9g45/
H A Dpicosam9g45.c60 ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET |/* 6*7.5 = 45 ns */ in ddr2_conf()
/openbmc/u-boot/include/synopsys/
H A Ddwcddr21mctl.h20 unsigned int tpr0; /* SDRAM Timing Parameters 0 */ member