Searched refs:CLKID_VPU_0_SEL (Results 1 – 16 of 16) sorted by relevance
/openbmc/u-boot/include/dt-bindings/clock/ |
H A D | gxbb-clkc.h | 117 #define CLKID_VPU_0_SEL 126 macro
|
/openbmc/linux/include/dt-bindings/clock/ |
H A D | axg-clkc.h | 102 #define CLKID_VPU_0_SEL 92 macro
|
H A D | gxbb-clkc.h | 134 #define CLKID_VPU_0_SEL 126 macro
|
H A D | meson8b-clkc.h | 190 #define CLKID_VPU_0_SEL 183 macro
|
H A D | g12a-clkc.h | 121 #define CLKID_VPU_0_SEL 110 macro
|
/openbmc/u-boot/drivers/clk/ |
H A D | clk_meson.c | 248 int meson_vpu_0_div_parent = CLKID_VPU_0_SEL; 456 case CLKID_VPU_0_SEL: in meson_mux_get_parent() 513 case CLKID_VPU_0_SEL: in meson_mux_set_parent() 777 case CLKID_VPU_0_SEL: in meson_clk_get_rate_by_id()
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | meson-gxbb.dtsi | 684 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
H A D | meson-gxl.dtsi | 685 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
/openbmc/linux/arch/arm64/boot/dts/amlogic/ |
H A D | meson-gxbb.dtsi | 767 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
H A D | meson-gxl.dtsi | 837 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
H A D | meson-axg.dtsi | 1246 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
H A D | meson-g12-common.dtsi | 1652 assigned-clocks = <&clkc CLKID_VPU_0_SEL>,
|
/openbmc/linux/drivers/clk/meson/ |
H A D | meson8b.c | 2956 [CLKID_VPU_0_SEL] = &meson8b_vpu_0_sel.hw, 3164 [CLKID_VPU_0_SEL] = &meson8b_vpu_0_sel.hw, 3381 [CLKID_VPU_0_SEL] = &meson8m2_vpu_0_sel.hw,
|
H A D | gxbb.c | 2859 [CLKID_VPU_0_SEL] = &gxbb_vpu_0_sel.hw, 3067 [CLKID_VPU_0_SEL] = &gxbb_vpu_0_sel.hw,
|
H A D | g12a.c | 4360 [CLKID_VPU_0_SEL] = &g12a_vpu_0_sel.hw, 4585 [CLKID_VPU_0_SEL] = &g12a_vpu_0_sel.hw, 4845 [CLKID_VPU_0_SEL] = &g12a_vpu_0_sel.hw,
|
H A D | axg.c | 1987 [CLKID_VPU_0_SEL] = &axg_vpu_0_sel.hw,
|