Searched full:clkid_fclk_div7 (Results 1 – 15 of 15) sorted by relevance
/openbmc/u-boot/drivers/clk/ |
H A D | clk_meson.c | 177 MESON_GATE(CLKID_FCLK_DIV7, HHI_MPLL_CNTL6, 31), 417 CLKID_FCLK_DIV7, 441 CLKID_FCLK_DIV7, 575 CLKID_FCLK_DIV7, in meson_clk81_get_rate() 744 case CLKID_FCLK_DIV7: in meson_clk_get_rate_by_id() 821 case CLKID_FCLK_DIV7: in meson_clk_set_rate_by_id()
|
H A D | clk_meson_axg.c | 88 CLKID_FCLK_DIV7, in meson_clk81_get_rate() 256 case CLKID_FCLK_DIV7: in meson_clk_get_rate_by_id()
|
/openbmc/linux/include/dt-bindings/clock/ |
H A D | amlogic,a1-pll-clkc.h | 22 #define CLKID_FCLK_DIV7 9 macro
|
H A D | axg-clkc.h | 17 #define CLKID_FCLK_DIV7 6 macro
|
H A D | gxbb-clkc.h | 16 #define CLKID_FCLK_DIV7 8 macro
|
H A D | meson8b-clkc.h | 16 #define CLKID_FCLK_DIV7 9 macro
|
H A D | g12a-clkc.h | 17 #define CLKID_FCLK_DIV7 6 macro
|
/openbmc/u-boot/include/dt-bindings/clock/ |
H A D | axg-clkc.h | 17 #define CLKID_FCLK_DIV7 6 macro
|
H A D | gxbb-clkc.h | 16 #define CLKID_FCLK_DIV7 8 macro
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | amlogic,a1-peripherals-clkc.yaml | 66 <&clkc_pll CLKID_FCLK_DIV7>,
|
/openbmc/linux/drivers/clk/meson/ |
H A D | a1-pll.c | 284 [CLKID_FCLK_DIV7] = &fclk_div7.hw,
|
H A D | meson8b.c | 2787 [CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw, 2991 [CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw, 3206 [CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw,
|
H A D | gxbb.c | 2741 [CLKID_FCLK_DIV7] = &gxbb_fclk_div7.hw, 2949 [CLKID_FCLK_DIV7] = &gxbb_fclk_div7.hw,
|
H A D | g12a.c | 4256 [CLKID_FCLK_DIV7] = &g12a_fclk_div7.hw, 4481 [CLKID_FCLK_DIV7] = &g12a_fclk_div7.hw, 4741 [CLKID_FCLK_DIV7] = &g12a_fclk_div7.hw,
|
H A D | axg.c | 1902 [CLKID_FCLK_DIV7] = &axg_fclk_div7.hw,
|