Home
last modified time | relevance | path

Searched refs:syscfg (Results 1 – 25 of 25) sorted by relevance

/openbmc/u-boot/drivers/misc/
H A Dvexpress_config.c29 static int vexpress_config_exec(struct vexpress_config_sysreg *syscfg, in vexpress_config_exec() argument
34 cmd = (*(u32 *)buf) | SYS_CFGCTRL_START | (syscfg->site << 16); in vexpress_config_exec()
38 writel(0xdeadbeef, syscfg->addr + SYS_CFGDATA); in vexpress_config_exec()
41 writel(((u32 *)buf)[1], syscfg->addr + SYS_CFGDATA); in vexpress_config_exec()
43 writel(0, syscfg->addr + SYS_CFGSTAT); in vexpress_config_exec()
44 writel(cmd, syscfg->addr + SYS_CFGCTRL); in vexpress_config_exec()
49 status = readl(syscfg->addr + SYS_CFGSTAT); in vexpress_config_exec()
58 (*(u32 *)buf) = readl(syscfg->addr + SYS_CFGDATA); in vexpress_config_exec()
/openbmc/u-boot/arch/arm/dts/
H A Dstih407-family.dtsi50 st,syscfg = <&syscfg_core 0x8e0>;
123 st,syscfg = <&syscfg_sbc_reg>;
142 syscfg_sbc: sbc-syscfg@9620000 {
143 compatible = "st,stih407-sbc-syscfg", "syscon";
147 syscfg_front: front-syscfg@9280000 {
148 compatible = "st,stih407-front-syscfg", "syscon";
152 syscfg_rear: rear-syscfg@9290000 {
153 compatible = "st,stih407-rear-syscfg", "syscon";
157 syscfg_flash: flash-syscfg@92a0000 {
158 compatible = "st,stih407-flash-syscfg", "syscon";
[all …]
H A Dstm32f469-disco-u-boot.dtsi38 st,syscfg = <&syscfg>;
86 &syscfg {
H A Dstm32429i-eval-u-boot.dtsi38 st,syscfg = <&syscfg>;
86 &syscfg {
H A Dstih410.dtsi19 st,syscfg = <&syscfg_core 0x8e0>;
20 st,syscfg-eng = <&syscfg_opp 0x4 0x0>;
66 st,syscfg = <&syscfg_core 0xf8 0xf4>;
77 st,syscfg = <&syscfg_core 0xfc 0xf4>;
H A Dstm32f429-disco-u-boot.dtsi40 st,syscfg = <&syscfg>;
H A Dstm32f429.dtsi299 st,syscfg = <&pwrcfg>;
508 syscfg: system-config@40013800 { label
610 st,syscfg = <&pwrcfg>;
656 st,syscon = <&syscfg 0x4>;
H A Dstm32mp157-pinctrl.dtsi16 st,syscfg = <&exti 0x60 0xff>;
339 st,syscfg = <&exti 0x60 0xff>;
H A Dstm32f4-pinctrl.dtsi54 st,syscfg = <&syscfg 0x8>;
H A Dstm32h743.dtsi76 st,syscfg = <&pwrcfg>;
H A Dstih407-pinctrl.dtsi52 st,syscfg = <&syscfg_sbc>;
376 st,syscfg = <&syscfg_front>;
939 st,syscfg = <&syscfg_front>;
972 st,syscfg = <&syscfg_rear>;
1202 st,syscfg = <&syscfg_flash>;
H A Dstm32mp157c.dtsi756 syscfg: system-config@50020000 { label
757 compatible = "st,stm32-syscfg", "syscon";
H A Dstm32f746.dtsi118 st,syscfg = <&pwrcfg>;
/openbmc/u-boot/doc/device-tree-bindings/usb/
H A Ddwc3-st.txt9 - reg : glue logic base address and USB syscfg ctrl register offset
10 - reg-names : should be "reg-glue" and "syscfg-reg"
41 reg-names = "reg-glue", "syscfg-reg";
42 st,syscfg = <&syscfg_core>;
/openbmc/qemu/hw/arm/
H A Dstm32l4x5_soc.c145 object_initialize_child(obj, "syscfg", &s->syscfg, TYPE_STM32L4X5_SYSCFG); in stm32l4x5_soc_initfn()
238 busdev = SYS_BUS_DEVICE(&s->syscfg); in stm32l4x5_soc_realize()
239 qdev_connect_clock_in(DEVICE(&s->syscfg), "clk", in stm32l4x5_soc_realize()
250 qdev_get_gpio_in(DEVICE(&s->syscfg), in stm32l4x5_soc_realize()
255 qdev_pass_gpios(DEVICE(&s->syscfg), dev_soc, NULL); in stm32l4x5_soc_realize()
304 qdev_connect_gpio_out(DEVICE(&s->syscfg), i, in stm32l4x5_soc_realize()
H A Dstm32f405_soc.c65 object_initialize_child(obj, "syscfg", &s->syscfg, TYPE_STM32F4XX_SYSCFG); in stm32f405_soc_initfn()
175 dev = DEVICE(&s->syscfg); in stm32f405_soc_realize()
176 if (!sysbus_realize(SYS_BUS_DEVICE(&s->syscfg), errp)) { in stm32f405_soc_realize()
254 qdev_connect_gpio_out(DEVICE(&s->syscfg), i, qdev_get_gpio_in(dev, i)); in stm32f405_soc_realize()
H A Dstm32f205_soc.c57 object_initialize_child(obj, "syscfg", &s->syscfg, TYPE_STM32F2XX_SYSCFG); in stm32f205_soc_initfn()
142 dev = DEVICE(&s->syscfg); in stm32f205_soc_realize()
143 if (!sysbus_realize(SYS_BUS_DEVICE(&s->syscfg), errp)) { in stm32f205_soc_realize()
/openbmc/u-boot/doc/device-tree-bindings/phy/
H A Dphy-stih407-usb.txt8 - st,syscfg : phandle of sysconfig bank plus integer array containing phyparam and phyctrl registe…
20 st,syscfg = <&syscfg_core 0x100 0xf4>;
/openbmc/qemu/include/hw/arm/
H A Dstm32f205_soc.h56 STM32F2XXSyscfgState syscfg; member
H A Dstm32l4x5_soc.h55 Stm32l4x5SyscfgState syscfg; member
H A Dstm32f405_soc.h60 STM32F4xxSyscfgState syscfg; member
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dst,stm32h7-rcc.txt25 - st,syscfg: phandle for pwrcfg, mandatory to disable/enable backup domain
40 st,syscfg = <&pwrcfg>;
/openbmc/u-boot/drivers/mtd/onenand/
H A Donenand_base.c2272 int syscfg, locked; in flexonenand_get_boundary() local
2275 syscfg = this->read_word(this->base + ONENAND_REG_SYS_CFG1); in flexonenand_get_boundary()
2276 this->write_word((syscfg | 0x0100), this->base + ONENAND_REG_SYS_CFG1); in flexonenand_get_boundary()
2300 this->write_word(syscfg, this->base + ONENAND_REG_SYS_CFG1); in flexonenand_get_boundary()
2532 int syscfg; in onenand_chip_probe() local
2535 syscfg = this->read_word(this->base + ONENAND_REG_SYS_CFG1); in onenand_chip_probe()
2538 this->write_word((syscfg & ~ONENAND_SYS_CFG1_SYNC_READ), in onenand_chip_probe()
2556 this->write_word(syscfg, this->base + ONENAND_REG_SYS_CFG1); in onenand_chip_probe()
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dst,stm32-pinctrl.txt37 - st,syscfg: Should be phandle/offset pair. The phandle to the syscon node
/openbmc/u-boot/arch/arm/include/asm/arch-ep93xx/
H A Dep93xx.h619 uint32_t syscfg; member