Searched refs:pll4 (Results 1 – 16 of 16) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | allwinner,sun9i-a80-pll4-clk.yaml | 4 $id: http://devicetree.org/schemas/clock/allwinner,sun9i-a80-pll4-clk.yaml# 20 const: allwinner,sun9i-a80-pll4-clk 44 compatible = "allwinner,sun9i-a80-pll4-clk"; 47 clock-output-names = "pll4";
|
H A D | allwinner,sun9i-a80-apb0-clk.yaml | 50 clocks = <&osc24M>, <&pll4>; 59 clocks = <&osc24M>, <&pll4>;
|
H A D | qcom,gcc-ipq8064.yaml | 41 - const: pll4 65 clock-names = "pxo", "cxo", "pll4";
|
H A D | allwinner,sun4i-a10-ve-clk.yaml | 51 clocks = <&pll4>;
|
H A D | allwinner,sun9i-a80-gt-clk.yaml | 48 clocks = <&osc24M>, <&pll4>, <&pll12>, <&pll12>;
|
H A D | allwinner,sun9i-a80-cpus-clk.yaml | 48 clocks = <&osc32k>, <&osc24M>, <&pll4>, <&pll3>;
|
H A D | allwinner,sun9i-a80-ahb-clk.yaml | 48 clocks = <>_clk>, <&pll4>, <&pll12>, <&pll12>;
|
H A D | allwinner,sun4i-a10-mmc-clk.yaml | 82 clocks = <&osc24M>, <&pll4>;
|
H A D | qcom,gcc-apq8064.yaml | 48 - const: pll4
|
/openbmc/linux/drivers/clk/qcom/ |
H A D | lcc-ipq806x.c | 26 static struct clk_pll pll4 = { variable 401 [PLL4] = &pll4.clkr, 453 clk_pll_configure_sr(&pll4, regmap, &pll4_config, true); in lcc_ipq806x_probe()
|
H A D | lcc-msm8960.c | 29 static struct clk_pll pll4 = { variable 397 [PLL4] = &pll4.clkr,
|
H A D | clk-rpm.c | 418 DEFINE_CLK_RPM_FIXED(pll4, QCOM_RPM_PLL_4, 540672000);
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | stm32mp157c-ed1-u-boot.dtsi | 162 pll4: st,pll@3 { label
|
/openbmc/linux/arch/arm/boot/dts/qcom/ |
H A D | qcom-msm8960.dtsi | 138 clock-names = "cxo", "pxo", "pll4";
|
H A D | qcom-ipq8064.dtsi | 518 clock-names = "pxo", "cxo", "pll4";
|
H A D | qcom-apq8064.dtsi | 810 clock-names = "cxo", "pxo", "pll4";
|