Home
last modified time | relevance | path

Searched refs:clock (Results 1 – 25 of 1155) sorted by relevance

12345678910>>...47

/openbmc/u-boot/arch/arm/dts/
H A Dam43xx-clocks.dtsi2 * Device Tree Source for AM43xx clock data
12 #clock-cells = <0>;
13 compatible = "ti,mux-clock";
20 #clock-cells = <0>;
21 compatible = "ti,mux-clock";
28 #clock-cells = <0>;
29 compatible = "ti,mux-clock";
36 #clock-cells = <0>;
37 compatible = "fixed-factor-clock";
39 clock-mult = <1>;
[all …]
H A Dam33xx-clocks.dtsi2 * Device Tree Source for AM33xx clock data
12 #clock-cells = <0>;
13 compatible = "ti,mux-clock";
20 #clock-cells = <0>;
21 compatible = "fixed-factor-clock";
23 clock-mult = <1>;
24 clock-div = <1>;
28 #clock-cells = <0>;
29 compatible = "fixed-factor-clock";
31 clock-mult = <1>;
[all …]
H A Domap3xxx-clocks.dtsi2 * Device Tree Source for OMAP3 clock data
12 #clock-cells = <0>;
13 compatible = "fixed-clock";
14 clock-frequency = <16800000>;
18 #clock-cells = <0>;
19 compatible = "ti,mux-clock";
25 #clock-cells = <0>;
26 compatible = "ti,divider-clock";
35 #clock-cells = <0>;
36 compatible = "ti,gate-clock";
[all …]
H A Ddra7xx-clocks.dtsi2 * Device Tree Source for DRA7xx clock data
12 #clock-cells = <0>;
13 compatible = "ti,dra7-atl-clock";
18 #clock-cells = <0>;
19 compatible = "ti,dra7-atl-clock";
24 #clock-cells = <0>;
25 compatible = "ti,dra7-atl-clock";
30 #clock-cells = <0>;
31 compatible = "ti,dra7-atl-clock";
36 #clock-cells = <0>;
[all …]
H A Dkeystone-clocks.dtsi2 * Device Tree Source for Keystone 2 clock tree
17 #clock-cells = <0>;
18 compatible = "ti,keystone,pll-mux-clock";
23 clock-output-names = "mainmuxclk";
27 #clock-cells = <0>;
28 compatible = "fixed-factor-clock";
30 clock-div = <1>;
31 clock-mult = <1>;
32 clock-output-names = "chipclk1";
36 #clock-cells = <0>;
[all …]
H A Domap36xx-omap3430es2plus-clocks.dtsi2 * Device Tree Source for OMAP34xx/OMAP36xx clock data
12 #clock-cells = <0>;
13 compatible = "ti,composite-no-wait-gate-clock";
20 #clock-cells = <0>;
21 compatible = "ti,composite-divider-clock";
29 #clock-cells = <0>;
30 compatible = "ti,composite-clock";
35 #clock-cells = <0>;
36 compatible = "fixed-factor-clock";
38 clock-mult = <1>;
[all …]
H A Ddm816x-clocks.dtsi9 #clock-cells = <1>;
10 compatible = "ti,dm816-fapll-clock";
13 clock-indices = <1>, <2>, <3>, <4>, <5>,
15 clock-output-names = "main_pll_clk1",
25 #clock-cells = <1>;
26 compatible = "ti,dm816-fapll-clock";
29 clock-indices = <1>, <2>, <3>, <4>;
30 clock-output-names = "ddr_pll_clk1",
37 #clock-cells = <1>;
38 compatible = "ti,dm816-fapll-clock";
[all …]
H A Dkeystone-k2hk-clocks.dtsi4 * Keystone 2 Kepler/Hawking SoC clock nodes
13 #clock-cells = <0>;
14 compatible = "ti,keystone,pll-clock";
16 clock-output-names = "arm-pll-clk";
22 #clock-cells = <0>;
23 compatible = "ti,keystone,main-pll-clock";
30 #clock-cells = <0>;
31 compatible = "ti,keystone,pll-clock";
33 clock-output-names = "papllclk";
39 #clock-cells = <0>;
[all …]
H A Domap36xx-am35xx-omap3430es2plus-clocks.dtsi2 * Device Tree Source for OMAP36xx/AM35xx/OMAP34xx clock data
12 #clock-cells = <0>;
13 compatible = "fixed-factor-clock";
15 clock-mult = <1>;
16 clock-div = <3>;
20 #clock-cells = <0>;
21 compatible = "fixed-factor-clock";
23 clock-mult = <1>;
24 clock-div = <5>;
29 #clock-cells = <0>;
[all …]
H A Dkeystone-k2l-clocks.dtsi4 * Keystone 2 lamarr SoC clock nodes
13 #clock-cells = <0>;
14 compatible = "ti,keystone,pll-clock";
16 clock-output-names = "arm-pll-clk";
22 #clock-cells = <0>;
23 compatible = "ti,keystone,main-pll-clock";
30 #clock-cells = <0>;
31 compatible = "ti,keystone,pll-clock";
33 clock-output-names = "papllclk";
39 #clock-cells = <0>;
[all …]
H A Domap34xx-omap36xx-clocks.dtsi2 * Device Tree Source for OMAP34XX/OMAP36XX clock data
12 #clock-cells = <0>;
13 compatible = "fixed-factor-clock";
15 clock-mult = <1>;
16 clock-div = <1>;
20 #clock-cells = <0>;
21 compatible = "ti,omap3-interface-clock";
28 #clock-cells = <0>;
29 compatible = "ti,omap3-interface-clock";
36 #clock-cells = <0>;
[all …]
H A Dzynqmp-clk.dtsi12 compatible = "fixed-clock";
13 #clock-cells = <0>;
14 clock-frequency = <100000000>;
19 compatible = "fixed-clock";
20 #clock-cells = <0>;
21 clock-frequency = <125000000>;
25 compatible = "fixed-clock";
26 #clock-cells = <0>;
27 clock-frequency = <200000000>;
32 compatible = "fixed-clock";
[all …]
H A Dsama5d2.dtsi16 compatible = "fixed-clock";
17 #clock-cells = <0>;
18 clock-frequency = <0>;
22 compatible = "fixed-clock";
23 #clock-cells = <0>;
24 clock-frequency = <0>;
38 clock-names = "ohci_clk", "hclk", "uhpck";
46 clock-names = "usb_clk", "ehci_clk";
54 clock-names = "hclock", "multclk", "baseclk";
62 clock-names = "hclock", "multclk", "baseclk";
[all …]
H A Dam35xx-clocks.dtsi2 * Device Tree Source for OMAP3 clock data
12 #clock-cells = <0>;
13 compatible = "ti,am35xx-gate-clock";
20 #clock-cells = <0>;
21 compatible = "ti,gate-clock";
28 #clock-cells = <0>;
29 compatible = "ti,am35xx-gate-clock";
36 #clock-cells = <0>;
37 compatible = "ti,gate-clock";
44 #clock-cells = <0>;
[all …]
H A Dstih410-clock.dtsi8 #include <dt-bindings/clock/stih410-clks.h>
21 #clock-cells = <0>;
22 compatible = "fixed-clock";
23 clock-frequency = <30000000>;
24 clock-output-names = "CLK_SYSIN";
28 * ARM Peripheral clock for timers
31 #clock-cells = <0>;
32 compatible = "fixed-factor-clock";
34 clock-div = <2>;
35 clock-mult = <1>;
[all …]
H A Dkeystone-k2e-clocks.dtsi13 #clock-cells = <0>;
14 compatible = "ti,keystone,main-pll-clock";
21 #clock-cells = <0>;
22 compatible = "ti,keystone,pll-clock";
24 clock-output-names = "papllclk";
30 #clock-cells = <0>;
31 compatible = "ti,keystone,pll-clock";
33 clock-output-names = "ddr-3a-pll-clk";
39 #clock-cells = <0>;
40 compatible = "ti,keystone,psc-clock";
[all …]
H A Dstih407-clock.dtsi8 #include <dt-bindings/clock/stih407-clks.h>
19 #clock-cells = <0>;
20 compatible = "fixed-clock";
21 clock-frequency = <30000000>;
25 * ARM Peripheral clock for timers
28 #clock-cells = <0>;
29 compatible = "fixed-factor-clock";
32 clock-div = <2>;
33 clock-mult = <1>;
44 #clock-cells = <1>;
[all …]
H A Domap36xx-clocks.dtsi2 * Device Tree Source for OMAP36xx clock data
12 #clock-cells = <0>;
13 compatible = "ti,omap3-dpll-per-j-type-clock";
19 #clock-cells = <0>;
20 compatible = "ti,hsdiv-gate-clock";
29 #clock-cells = <0>;
30 compatible = "ti,hsdiv-gate-clock";
38 #clock-cells = <0>;
39 compatible = "ti,hsdiv-gate-clock";
47 #clock-cells = <0>;
[all …]
H A Dmt7623.dtsi8 #include <dt-bindings/clock/mt7623-clk.h>
33 clock-names = "cpu", "intermediate";
34 clock-frequency = <1300000000>;
43 clock-names = "cpu", "intermediate";
44 clock-frequency = <1300000000>;
53 clock-names = "cpu", "intermediate";
54 clock-frequency = <1300000000>;
63 clock-names = "cpu", "intermediate";
64 clock-frequency = <1300000000>;
69 compatible = "fixed-clock";
[all …]
H A Dexynos7420.dtsi11 #include <dt-bindings/clock/exynos7420-clk.h>
16 compatible = "fixed-clock";
17 clock-output-names = "fin_pll";
19 #clock-cells = <0>;
22 clock_topc: clock-controller@10570000 {
23 compatible = "samsung,exynos7-clock-topc";
26 #clock-cells = <1>;
28 clock-names = "fin_pll";
31 clock_top0: clock-controller@105d0000 {
32 compatible = "samsung,exynos7-clock-top0";
[all …]
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dfixed-factor-clock.txt1 Binding for simple fixed factor rate clock sources.
3 This binding uses the common clock binding[1].
5 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
8 - compatible : shall be "fixed-factor-clock".
9 - #clock-cells : from common clock binding; shall be set to 0.
10 - clock-div: fixed divider.
11 - clock-mult: fixed multiplier.
12 - clocks: parent clock.
15 - clock-output-names : From common clock binding.
18 clock {
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_gen5.c320 u32 reg, clock; in cm_get_main_vco_clk_hz() local
324 clock = cm_get_osc_clk_hz(1); in cm_get_main_vco_clk_hz()
325 clock /= ((reg & CLKMGR_MAINPLLGRP_VCO_DENOM_MASK) >> in cm_get_main_vco_clk_hz()
327 clock *= ((reg & CLKMGR_MAINPLLGRP_VCO_NUMER_MASK) >> in cm_get_main_vco_clk_hz()
330 return clock; in cm_get_main_vco_clk_hz()
335 u32 reg, clock = 0; in cm_get_per_vco_clk_hz() local
342 clock = cm_get_osc_clk_hz(1); in cm_get_per_vco_clk_hz()
344 clock = cm_get_osc_clk_hz(2); in cm_get_per_vco_clk_hz()
346 clock = cm_get_f2s_per_ref_clk_hz(); in cm_get_per_vco_clk_hz()
350 clock /= ((reg & CLKMGR_PERPLLGRP_VCO_DENOM_MASK) >> in cm_get_per_vco_clk_hz()
[all …]
H A Dclock_manager_s10.c237 unsigned long clock = readl(&clock_manager_base->main_pll.mpuclk); in cm_get_mpu_clk_hz() local
239 clock = (clock >> CLKMGR_CLKSRC_OFFSET) & CLKMGR_CLKSRC_MASK; in cm_get_mpu_clk_hz()
241 switch (clock) { in cm_get_mpu_clk_hz()
243 clock = cm_get_main_vco_clk_hz(); in cm_get_mpu_clk_hz()
244 clock /= (readl(&clock_manager_base->main_pll.pllc0) & in cm_get_mpu_clk_hz()
249 clock = cm_get_per_vco_clk_hz(); in cm_get_mpu_clk_hz()
250 clock /= (readl(&clock_manager_base->per_pll.pllc0) & in cm_get_mpu_clk_hz()
255 clock = cm_get_osc_clk_hz(); in cm_get_mpu_clk_hz()
259 clock = cm_get_intosc_clk_hz(); in cm_get_mpu_clk_hz()
263 clock = cm_get_fpga_clk_hz(); in cm_get_mpu_clk_hz()
[all …]
/openbmc/u-boot/drivers/clk/at91/
H A DKconfig2 bool "AT91 clock drivers"
6 This option is used to enable the AT91 clock driver.
7 The driver supports the AT91 clock generator, including
8 the oscillators and PLLs, such as main clock, slow clock,
9 PLLA, UTMI PLL. Clocks can also be a source clock of other
10 clocks a tree structure, such as master clock, usb device
11 clock, matrix clock and generic clock.
12 Devices can use a common clock API to request a particular
13 clock, enable it and get its rate.
23 This option is used to enable the AT91 UTMI PLL clock
[all …]
/openbmc/u-boot/arch/nios2/dts/
H A D10m50_devboard.dts39 clock-frequency = <75000000>;
74 clock-frequency = <50000000>;
136 enet_pll: clock@0 {
138 #clock-cells = <1>;
141 compatible = "fixed-clock";
142 #clock-cells = <0>;
143 clock-frequency = <125000000>;
144 clock-output-names = "enet_pll-c0";
148 compatible = "fixed-clock";
149 #clock-cells = <0>;
[all …]

12345678910>>...47