Home
last modified time | relevance | path

Searched refs:UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h343 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Duvd_4_0_sh_mask.h626 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x00000002L macro
H A Duvd_4_2_sh_mask.h111 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x2 macro
H A Duvd_3_1_sh_mask.h111 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x2 macro
H A Duvd_6_0_sh_mask.h125 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x2 macro
H A Duvd_5_0_sh_mask.h123 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x2 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h704 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_2_5_sh_mask.h2987 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1740 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3319 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_3_0_0_sh_mask.h4075 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4319 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4362 #define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK … macro