Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUXB1__VARB_7_MASK (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h632 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Duvd_4_0_sh_mask.h526 #define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x0003f000L macro
H A Duvd_3_1_sh_mask.h507 #define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x3f000 macro
H A Duvd_4_2_sh_mask.h511 #define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x3f000 macro
H A Duvd_6_0_sh_mask.h545 #define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x3f000 macro
H A Duvd_5_0_sh_mask.h543 #define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x3f000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1139 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_2_5_sh_mask.h2880 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_2_0_0_sh_mask.h2645 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_2_6_0_sh_mask.h2872 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_3_0_0_sh_mask.h3953 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4203 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4246 #define UVD_MPC_SET_MUXB1__VARB_7_MASK … macro