Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUXA0__VARA_1_MASK (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h604 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Duvd_4_0_sh_mask.h498 #define UVD_MPC_SET_MUXA0__VARA_1_MASK 0x00000fc0L macro
H A Duvd_4_2_sh_mask.h483 #define UVD_MPC_SET_MUXA0__VARA_1_MASK 0xfc0 macro
H A Duvd_3_1_sh_mask.h479 #define UVD_MPC_SET_MUXA0__VARA_1_MASK 0xfc0 macro
H A Duvd_6_0_sh_mask.h517 #define UVD_MPC_SET_MUXA0__VARA_1_MASK 0xfc0 macro
H A Duvd_5_0_sh_mask.h515 #define UVD_MPC_SET_MUXA0__VARA_1_MASK 0xfc0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1111 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_2_5_sh_mask.h2852 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_2_0_0_sh_mask.h2617 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_2_6_0_sh_mask.h2844 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_3_0_0_sh_mask.h3925 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4175 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4218 #define UVD_MPC_SET_MUXA0__VARA_1_MASK … macro