Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__RBC_SCLK__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h181 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0x0000000b macro
H A Duvd_4_2_sh_mask.h186 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
H A Duvd_3_1_sh_mask.h186 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
H A Duvd_6_0_sh_mask.h204 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
H A Duvd_5_0_sh_mask.h202 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h857 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_2_5_sh_mask.h1927 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_2_0_0_sh_mask.h1877 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_2_6_0_sh_mask.h3598 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_3_0_0_sh_mask.h2657 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_4_0_0_sh_mask.h3820 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro
H A Dvcn_4_0_3_sh_mask.h3855 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT macro