Searched refs:RCC (Results 1 – 17 of 17) sorted by relevance
/openbmc/u-boot/doc/device-tree-bindings/clock/ |
H A D | st,stm32-rcc.txt | 4 The RCC IP is both a reset and a clock controller. 35 The secondary index is the bit number within the RCC register bank, starting 36 from the first RCC clock enable register (RCC_AHB1ENR, address offset 0x30). 42 drivers of the RCC IP, macros are available to generate the index in 84 The index is the bit number within the RCC registers bank, starting from RCC
|
H A D | st,stm32mp1.txt | 5 for RCC IP and on fixed clocks. 8 RCC CLOCK = st,stm32mp1-rcc-clk 11 The RCC IP is both a reset and a clock controller but this documentation only 27 with value equals to RCC clock specifier as defined in 34 with DIV coding defined in RCC associated register RCC_xxxDIVR 61 with DIV value as defined in RCC spec: 204 in device tree clk-hsi is the clock after HSIDIV (ck_hsi in RCC doc)
|
H A D | st,stm32h7-rcc.txt | 4 The RCC IP is both a reset and a clock controller. 137 The index is the bit number within the RCC registers bank, starting from RCC
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | st,stm32-rcc.txt | 4 The RCC IP is both a reset and a clock controller. 42 The secondary index is the bit number within the RCC register bank, starting 43 from the first RCC clock enable register (RCC_AHB1ENR, address offset 0x30). 49 drivers of the RCC IP, macros are available to generate the index in 127 The index is the bit number within the RCC registers bank, starting from RCC
|
H A D | st,stm32mp1-rcc.yaml | 13 The RCC IP is both a reset and a clock controller. 14 RCC makes also power management (resume/supend and wakeup interrupt). 33 The index is the bit number within the RCC registers bank, starting from RCC
|
H A D | st,stm32h7-rcc.txt | 4 The RCC IP is both a reset and a clock controller. 59 The index is the bit number within the RCC registers bank, starting from RCC
|
/openbmc/qemu/tests/qtest/ |
H A D | cmsdk-apb-watchdog-test.c | 36 #define RCC 0x60 macro 90 rcc = readl(SSYS_BASE + RCC); in test_clock_change() 93 writel(SSYS_BASE + RCC, rcc); in test_clock_change()
|
/openbmc/linux/Documentation/devicetree/bindings/reset/ |
H A D | st,stm32-rcc.txt | 4 The RCC IP is both a reset and a clock controller.
|
H A D | st,stm32mp1-rcc.txt | 4 The RCC IP is both a reset and a clock controller.
|
/openbmc/u-boot/doc/device-tree-bindings/reset/ |
H A D | st,stm32-rcc.txt | 4 The RCC IP is both a reset and a clock controller.
|
/openbmc/u-boot/drivers/clk/ |
H A D | Kconfig | 54 This clock driver adds support for RCC clock management 94 bool "Enable RCC clock driver for STM32MP1" 98 Enable the STM32 clock (RCC) driver. Enable support for
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | stm32-dwmac.yaml | 87 set this property in RGMII PHY when you want to select RCC clock instead of ETH_CLK125. 93 select RCC clock instead of ETH_REF_CLK.
|
/openbmc/qemu/docs/system/arm/ |
H A D | stm32.rst | 54 * Reset and Clock Controller (RCC)
|
/openbmc/u-boot/drivers/misc/ |
H A D | Kconfig | 203 bool "Enable RCC driver for the STM32 SoC's family" 206 Enable the STM32 RCC driver. The RCC block (Reset and Clock Control
|
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/ |
H A D | st,stm32-rproc.yaml | 49 Reference to the system configuration which holds the RCC trust zone mode
|
/openbmc/linux/drivers/reset/ |
H A D | Kconfig | 228 - RCC reset controller in STM32 MCUs
|
/openbmc/qemu/hw/net/ |
H A D | pcnet.c | 294 GET_FIELD((R)->msg_length, RMDM, RCC), \
|