Home
last modified time | relevance | path

Searched refs:NUM_SOCCLK_DPM_LEVELS (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmu10_driver_if.h100 #define NUM_SOCCLK_DPM_LEVELS 8 macro
112 DpmClock_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu9_driver_if.h42 #define NUM_SOCCLK_DPM_LEVELS 8 macro
51 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
183 uint8_t SocclkDid[NUM_SOCCLK_DPM_LEVELS]; /* DID */
184 uint8_t SocDpmVoltageIndex[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu11_driver_if.h41 #define NUM_SOCCLK_DPM_LEVELS 8 macro
56 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
424 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ];
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_5.h46 #define NUM_SOCCLK_DPM_LEVELS 4 macro
114 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu12_driver_if.h106 #define NUM_SOCCLK_DPM_LEVELS 8 macro
118 DpmClock_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu13_driver_if_yellow_carp.h106 #define NUM_SOCCLK_DPM_LEVELS 8 macro
125 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu11_driver_if_vangogh.h106 #define NUM_SOCCLK_DPM_LEVELS 7 macro
131 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu13_driver_if_v13_0_4.h107 #define NUM_SOCCLK_DPM_LEVELS 8 macro
126 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Dsmu13_driver_if_aldebaran.h31 #define NUM_SOCCLK_DPM_LEVELS 8 macro
300 uint8_t DidTableSocclk[NUM_SOCCLK_DPM_LEVELS]; //PPCLK_SOCCLK
H A Dsmu11_driver_if_arcturus.h38 #define NUM_SOCCLK_DPM_LEVELS 8 macro
48 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
518 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
H A Dsmu_v13_0_6_pmfw.h28 #define NUM_SOCCLK_DPM_LEVELS 4 macro
H A Dsmu11_driver_if_navi10.h37 #define NUM_SOCCLK_DPM_LEVELS 8 macro
52 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
588 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
H A Dsmu11_driver_if_sienna_cichlid.h36 #define NUM_SOCCLK_DPM_LEVELS 8 macro
55 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
684 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
1044 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
H A Dsmu13_driver_if_v13_0_7.h34 #define NUM_SOCCLK_DPM_LEVELS 8 macro
1053 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
1397 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
H A Dsmu13_driver_if_v13_0_0.h33 #define NUM_SOCCLK_DPM_LEVELS 8 macro
1044 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
1404 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_smu.h35 #define NUM_SOCCLK_DPM_LEVELS 4 macro
73 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.h35 #define NUM_SOCCLK_DPM_LEVELS 8 macro
81 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.h108 #define NUM_SOCCLK_DPM_LEVELS 8 macro
134 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.h53 uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
H A Ddcn314_clk_mgr.c642 …lk_table.entries[i].socclk_mhz = find_max_clk_value(clock_table->SocClocks, NUM_SOCCLK_DPM_LEVELS); in dcn314_clk_mgr_helper_populate_bw_params()
652 …lk_table.entries[i].socclk_mhz = find_max_clk_value(clock_table->SocClocks, NUM_SOCCLK_DPM_LEVELS); in dcn314_clk_mgr_helper_populate_bw_params()
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h41 #define NUM_SOCCLK_DPM_LEVELS 8 macro
54 #define MAX_SOCCLK_DPM_LEVEL (NUM_SOCCLK_DPM_LEVELS - 1)
312 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ];
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Drenoir_ppt.c212 if (dpm_level >= NUM_SOCCLK_DPM_LEVELS) in renoir_get_dpm_clk_limited()
274 *soc_mask = NUM_SOCCLK_DPM_LEVELS - 1; in renoir_get_profiling_clk_mask()
560 count = NUM_SOCCLK_DPM_LEVELS; in renoir_print_clk_levels()
769 for (i = 0; i < NUM_SOCCLK_DPM_LEVELS; i++) { in renoir_get_dpm_clock_table()
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_processpptables.c328 for (i = 0; i < NUM_SOCCLK_DPM_LEVELS; i++)
H A Dsmu10_hwmgr.c513 NUM_SOCCLK_DPM_LEVELS, in smu10_populate_clock_table()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dvangogh_ppt.c2228 for (i = 0; i < NUM_SOCCLK_DPM_LEVELS; i++) { in vangogh_get_dpm_clock_table()

12