1837d542aSEvan Quan /* 2837d542aSEvan Quan * Copyright 2020 Advanced Micro Devices, Inc. 3837d542aSEvan Quan * 4837d542aSEvan Quan * Permission is hereby granted, free of charge, to any person obtaining a 5837d542aSEvan Quan * copy of this software and associated documentation files (the "Software"), 6837d542aSEvan Quan * to deal in the Software without restriction, including without limitation 7837d542aSEvan Quan * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8837d542aSEvan Quan * and/or sell copies of the Software, and to permit persons to whom the 9837d542aSEvan Quan * Software is furnished to do so, subject to the following conditions: 10837d542aSEvan Quan * 11837d542aSEvan Quan * The above copyright notice and this permission notice shall be included in 12837d542aSEvan Quan * all copies or substantial portions of the Software. 13837d542aSEvan Quan * 14837d542aSEvan Quan * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15837d542aSEvan Quan * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16837d542aSEvan Quan * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17837d542aSEvan Quan * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 18837d542aSEvan Quan * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 19837d542aSEvan Quan * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 20837d542aSEvan Quan * OTHER DEALINGS IN THE SOFTWARE. 21837d542aSEvan Quan * 22837d542aSEvan Quan */ 23837d542aSEvan Quan 24837d542aSEvan Quan #ifndef SMU13_DRIVER_IF_ALDEBARAN_H 25837d542aSEvan Quan #define SMU13_DRIVER_IF_ALDEBARAN_H 26837d542aSEvan Quan 27*9661bf68SLijo Lazar #define SMU13_DRIVER_IF_VERSION_ALDE 0x08 28*9661bf68SLijo Lazar 29837d542aSEvan Quan #define NUM_VCLK_DPM_LEVELS 8 30837d542aSEvan Quan #define NUM_DCLK_DPM_LEVELS 8 31837d542aSEvan Quan #define NUM_SOCCLK_DPM_LEVELS 8 32837d542aSEvan Quan #define NUM_LCLK_DPM_LEVELS 8 33837d542aSEvan Quan #define NUM_UCLK_DPM_LEVELS 4 34837d542aSEvan Quan #define NUM_FCLK_DPM_LEVELS 8 35837d542aSEvan Quan #define NUM_XGMI_DPM_LEVELS 4 36837d542aSEvan Quan 37837d542aSEvan Quan // Feature Control Defines 38837d542aSEvan Quan #define FEATURE_DATA_CALCULATIONS 0 39837d542aSEvan Quan #define FEATURE_DPM_GFXCLK_BIT 1 40837d542aSEvan Quan #define FEATURE_DPM_UCLK_BIT 2 41837d542aSEvan Quan #define FEATURE_DPM_SOCCLK_BIT 3 42837d542aSEvan Quan #define FEATURE_DPM_FCLK_BIT 4 43837d542aSEvan Quan #define FEATURE_DPM_LCLK_BIT 5 44837d542aSEvan Quan #define FEATURE_DPM_XGMI_BIT 6 45837d542aSEvan Quan #define FEATURE_DS_GFXCLK_BIT 7 46837d542aSEvan Quan #define FEATURE_DS_SOCCLK_BIT 8 47837d542aSEvan Quan #define FEATURE_DS_LCLK_BIT 9 48837d542aSEvan Quan #define FEATURE_DS_FCLK_BIT 10 49837d542aSEvan Quan #define FEATURE_DS_UCLK_BIT 11 50837d542aSEvan Quan #define FEATURE_GFX_SS_BIT 12 51837d542aSEvan Quan #define FEATURE_DPM_VCN_BIT 13 52837d542aSEvan Quan #define FEATURE_RSMU_SMN_CG_BIT 14 53837d542aSEvan Quan #define FEATURE_WAFL_CG_BIT 15 54837d542aSEvan Quan #define FEATURE_PPT_BIT 16 55837d542aSEvan Quan #define FEATURE_TDC_BIT 17 56837d542aSEvan Quan #define FEATURE_APCC_PLUS_BIT 18 57837d542aSEvan Quan #define FEATURE_APCC_DFLL_BIT 19 58837d542aSEvan Quan #define FEATURE_FW_CTF_BIT 20 59837d542aSEvan Quan #define FEATURE_THERMAL_BIT 21 60837d542aSEvan Quan #define FEATURE_OUT_OF_BAND_MONITOR_BIT 22 61837d542aSEvan Quan #define FEATURE_SPARE_23_BIT 23 62837d542aSEvan Quan #define FEATURE_XGMI_PER_LINK_PWR_DWN 24 63837d542aSEvan Quan #define FEATURE_DF_CSTATE 25 64837d542aSEvan Quan #define FEATURE_FUSE_CG_BIT 26 65837d542aSEvan Quan #define FEATURE_MP1_CG_BIT 27 66837d542aSEvan Quan #define FEATURE_SMUIO_CG_BIT 28 67837d542aSEvan Quan #define FEATURE_THM_CG_BIT 29 68837d542aSEvan Quan #define FEATURE_CLK_CG_BIT 30 69837d542aSEvan Quan #define FEATURE_EDC_BIT 31 70837d542aSEvan Quan #define FEATURE_SPARE_32_BIT 32 71837d542aSEvan Quan #define FEATURE_SPARE_33_BIT 33 72837d542aSEvan Quan #define FEATURE_SPARE_34_BIT 34 73837d542aSEvan Quan #define FEATURE_SPARE_35_BIT 35 74837d542aSEvan Quan #define FEATURE_SPARE_36_BIT 36 75837d542aSEvan Quan #define FEATURE_SPARE_37_BIT 37 76837d542aSEvan Quan #define FEATURE_SPARE_38_BIT 38 77837d542aSEvan Quan #define FEATURE_SPARE_39_BIT 39 78837d542aSEvan Quan #define FEATURE_SPARE_40_BIT 40 79837d542aSEvan Quan #define FEATURE_SPARE_41_BIT 41 80837d542aSEvan Quan #define FEATURE_SPARE_42_BIT 42 81837d542aSEvan Quan #define FEATURE_SPARE_43_BIT 43 82837d542aSEvan Quan #define FEATURE_SPARE_44_BIT 44 83837d542aSEvan Quan #define FEATURE_SPARE_45_BIT 45 84837d542aSEvan Quan #define FEATURE_SPARE_46_BIT 46 85837d542aSEvan Quan #define FEATURE_SPARE_47_BIT 47 86837d542aSEvan Quan #define FEATURE_SPARE_48_BIT 48 87837d542aSEvan Quan #define FEATURE_SPARE_49_BIT 49 88837d542aSEvan Quan #define FEATURE_SPARE_50_BIT 50 89837d542aSEvan Quan #define FEATURE_SPARE_51_BIT 51 90837d542aSEvan Quan #define FEATURE_SPARE_52_BIT 52 91837d542aSEvan Quan #define FEATURE_SPARE_53_BIT 53 92837d542aSEvan Quan #define FEATURE_SPARE_54_BIT 54 93837d542aSEvan Quan #define FEATURE_SPARE_55_BIT 55 94837d542aSEvan Quan #define FEATURE_SPARE_56_BIT 56 95837d542aSEvan Quan #define FEATURE_SPARE_57_BIT 57 96837d542aSEvan Quan #define FEATURE_SPARE_58_BIT 58 97837d542aSEvan Quan #define FEATURE_SPARE_59_BIT 59 98837d542aSEvan Quan #define FEATURE_SPARE_60_BIT 60 99837d542aSEvan Quan #define FEATURE_SPARE_61_BIT 61 100837d542aSEvan Quan #define FEATURE_SPARE_62_BIT 62 101837d542aSEvan Quan #define FEATURE_SPARE_63_BIT 63 102837d542aSEvan Quan 103837d542aSEvan Quan #define NUM_FEATURES 64 104837d542aSEvan Quan 105837d542aSEvan Quan // I2C Config Bit Defines 106837d542aSEvan Quan #define I2C_CONTROLLER_ENABLED 1 107837d542aSEvan Quan #define I2C_CONTROLLER_DISABLED 0 108837d542aSEvan Quan 109837d542aSEvan Quan // Throttler Status Bits. 110837d542aSEvan Quan // These are aligned with the out of band monitor alarm bits for common throttlers 111837d542aSEvan Quan #define THROTTLER_PPT0_BIT 0 112837d542aSEvan Quan #define THROTTLER_PPT1_BIT 1 113837d542aSEvan Quan #define THROTTLER_TDC_GFX_BIT 2 114837d542aSEvan Quan #define THROTTLER_TDC_SOC_BIT 3 115837d542aSEvan Quan #define THROTTLER_TDC_HBM_BIT 4 116837d542aSEvan Quan #define THROTTLER_SPARE_5 5 117837d542aSEvan Quan #define THROTTLER_TEMP_GPU_BIT 6 118837d542aSEvan Quan #define THROTTLER_TEMP_MEM_BIT 7 119837d542aSEvan Quan #define THORTTLER_SPARE_8 8 120837d542aSEvan Quan #define THORTTLER_SPARE_9 9 121837d542aSEvan Quan #define THORTTLER_SPARE_10 10 122837d542aSEvan Quan #define THROTTLER_TEMP_VR_GFX_BIT 11 123837d542aSEvan Quan #define THROTTLER_TEMP_VR_SOC_BIT 12 124837d542aSEvan Quan #define THROTTLER_TEMP_VR_MEM_BIT 13 125837d542aSEvan Quan #define THORTTLER_SPARE_14 14 126837d542aSEvan Quan #define THORTTLER_SPARE_15 15 127837d542aSEvan Quan #define THORTTLER_SPARE_16 16 128837d542aSEvan Quan #define THORTTLER_SPARE_17 17 129837d542aSEvan Quan #define THORTTLER_SPARE_18 18 130837d542aSEvan Quan #define THROTTLER_APCC_BIT 19 131837d542aSEvan Quan 132837d542aSEvan Quan // Table transfer status 133837d542aSEvan Quan #define TABLE_TRANSFER_OK 0x0 134837d542aSEvan Quan #define TABLE_TRANSFER_FAILED 0xFF 135837d542aSEvan Quan #define TABLE_TRANSFER_PENDING 0xAB 136837d542aSEvan Quan 137837d542aSEvan Quan //I2C Interface 138837d542aSEvan Quan #define NUM_I2C_CONTROLLERS 8 139837d542aSEvan Quan 140837d542aSEvan Quan #define I2C_CONTROLLER_ENABLED 1 141837d542aSEvan Quan #define I2C_CONTROLLER_DISABLED 0 142837d542aSEvan Quan 143837d542aSEvan Quan #define MAX_SW_I2C_COMMANDS 24 144837d542aSEvan Quan 145837d542aSEvan Quan #define ALDEBARAN_UMC_CHANNEL_NUM 32 146837d542aSEvan Quan 147837d542aSEvan Quan typedef enum { 148837d542aSEvan Quan I2C_CONTROLLER_PORT_0, //CKSVII2C0 149837d542aSEvan Quan I2C_CONTROLLER_PORT_1, //CKSVII2C1 150837d542aSEvan Quan I2C_CONTROLLER_PORT_COUNT, 151837d542aSEvan Quan } I2cControllerPort_e; 152837d542aSEvan Quan 153837d542aSEvan Quan typedef enum { 154837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_TYPE_NONE, 155837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_VR_GFX0, 156837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_VR_GFX1, 157837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_VR_SOC, 158837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_VR_MEM, 159837d542aSEvan Quan I2C_CONTROLLER_THROTTLER_COUNT, 160837d542aSEvan Quan } I2cControllerThrottler_e; 161837d542aSEvan Quan 162837d542aSEvan Quan typedef enum { 163837d542aSEvan Quan I2C_CONTROLLER_PROTOCOL_VR_MP2855, 164837d542aSEvan Quan I2C_CONTROLLER_PROTOCOL_COUNT, 165837d542aSEvan Quan } I2cControllerProtocol_e; 166837d542aSEvan Quan 167837d542aSEvan Quan typedef struct { 168837d542aSEvan Quan uint8_t Enabled; 169837d542aSEvan Quan uint8_t Speed; 170837d542aSEvan Quan uint8_t SlaveAddress; 171837d542aSEvan Quan uint8_t ControllerPort; 172837d542aSEvan Quan uint8_t ThermalThrotter; 173837d542aSEvan Quan uint8_t I2cProtocol; 174837d542aSEvan Quan uint8_t PaddingConfig[2]; 175837d542aSEvan Quan } I2cControllerConfig_t; 176837d542aSEvan Quan 177837d542aSEvan Quan typedef enum { 178837d542aSEvan Quan I2C_PORT_SVD_SCL, 179837d542aSEvan Quan I2C_PORT_GPIO, 180837d542aSEvan Quan } I2cPort_e; 181837d542aSEvan Quan 182837d542aSEvan Quan typedef enum { 183837d542aSEvan Quan I2C_SPEED_FAST_50K, //50 Kbits/s 184837d542aSEvan Quan I2C_SPEED_FAST_100K, //100 Kbits/s 185837d542aSEvan Quan I2C_SPEED_FAST_400K, //400 Kbits/s 186837d542aSEvan Quan I2C_SPEED_FAST_PLUS_1M, //1 Mbits/s (in fast mode) 187837d542aSEvan Quan I2C_SPEED_HIGH_1M, //1 Mbits/s (in high speed mode) 188837d542aSEvan Quan I2C_SPEED_HIGH_2M, //2.3 Mbits/s 189837d542aSEvan Quan I2C_SPEED_COUNT, 190837d542aSEvan Quan } I2cSpeed_e; 191837d542aSEvan Quan 192837d542aSEvan Quan typedef enum { 193837d542aSEvan Quan I2C_CMD_READ, 194837d542aSEvan Quan I2C_CMD_WRITE, 195837d542aSEvan Quan I2C_CMD_COUNT, 196837d542aSEvan Quan } I2cCmdType_e; 197837d542aSEvan Quan 198837d542aSEvan Quan #define CMDCONFIG_STOP_BIT 0 199837d542aSEvan Quan #define CMDCONFIG_RESTART_BIT 1 200837d542aSEvan Quan #define CMDCONFIG_READWRITE_BIT 2 //bit should be 0 for read, 1 for write 201837d542aSEvan Quan 202837d542aSEvan Quan #define CMDCONFIG_STOP_MASK (1 << CMDCONFIG_STOP_BIT) 203837d542aSEvan Quan #define CMDCONFIG_RESTART_MASK (1 << CMDCONFIG_RESTART_BIT) 204837d542aSEvan Quan #define CMDCONFIG_READWRITE_MASK (1 << CMDCONFIG_READWRITE_BIT) 205837d542aSEvan Quan 206837d542aSEvan Quan typedef struct { 207837d542aSEvan Quan uint8_t ReadWriteData; //Return data for read. Data to send for write 208837d542aSEvan Quan uint8_t CmdConfig; //Includes whether associated command should have a stop or restart command, and is a read or write 209837d542aSEvan Quan } SwI2cCmd_t; //SW I2C Command Table 210837d542aSEvan Quan 211837d542aSEvan Quan typedef struct { 212837d542aSEvan Quan uint8_t I2CcontrollerPort; //CKSVII2C0(0) or //CKSVII2C1(1) 213837d542aSEvan Quan uint8_t I2CSpeed; //Use I2cSpeed_e to indicate speed to select 214837d542aSEvan Quan uint8_t SlaveAddress; //Slave address of device 215837d542aSEvan Quan uint8_t NumCmds; //Number of commands 216837d542aSEvan Quan SwI2cCmd_t SwI2cCmds[MAX_SW_I2C_COMMANDS]; 217837d542aSEvan Quan } SwI2cRequest_t; // SW I2C Request Table 218837d542aSEvan Quan 219837d542aSEvan Quan typedef struct { 220837d542aSEvan Quan SwI2cRequest_t SwI2cRequest; 221837d542aSEvan Quan uint32_t Spare[8]; 222837d542aSEvan Quan uint32_t MmHubPadding[8]; // SMU internal use 223837d542aSEvan Quan } SwI2cRequestExternal_t; 224837d542aSEvan Quan 225837d542aSEvan Quan typedef struct { 226837d542aSEvan Quan uint32_t a; // store in IEEE float format in this variable 227837d542aSEvan Quan uint32_t b; // store in IEEE float format in this variable 228837d542aSEvan Quan uint32_t c; // store in IEEE float format in this variable 229837d542aSEvan Quan } QuadraticInt_t; 230837d542aSEvan Quan 231837d542aSEvan Quan typedef struct { 232837d542aSEvan Quan uint32_t m; // store in IEEE float format in this variable 233837d542aSEvan Quan uint32_t b; // store in IEEE float format in this variable 234837d542aSEvan Quan } LinearInt_t; 235837d542aSEvan Quan 236837d542aSEvan Quan typedef enum { 237837d542aSEvan Quan GFXCLK_SOURCE_PLL, 238837d542aSEvan Quan GFXCLK_SOURCE_DFLL, 239837d542aSEvan Quan GFXCLK_SOURCE_COUNT, 240837d542aSEvan Quan } GfxclkSrc_e; 241837d542aSEvan Quan 242837d542aSEvan Quan typedef enum { 243837d542aSEvan Quan PPCLK_GFXCLK, 244837d542aSEvan Quan PPCLK_VCLK, 245837d542aSEvan Quan PPCLK_DCLK, 246837d542aSEvan Quan PPCLK_SOCCLK, 247837d542aSEvan Quan PPCLK_UCLK, 248837d542aSEvan Quan PPCLK_FCLK, 249837d542aSEvan Quan PPCLK_LCLK, 250837d542aSEvan Quan PPCLK_COUNT, 251837d542aSEvan Quan } PPCLK_e; 252837d542aSEvan Quan 253837d542aSEvan Quan typedef enum { 254837d542aSEvan Quan GPIO_INT_POLARITY_ACTIVE_LOW, 255837d542aSEvan Quan GPIO_INT_POLARITY_ACTIVE_HIGH, 256837d542aSEvan Quan } GpioIntPolarity_e; 257837d542aSEvan Quan 258837d542aSEvan Quan //PPSMC_MSG_SetUclkDpmMode 259837d542aSEvan Quan typedef enum { 260837d542aSEvan Quan UCLK_DPM_MODE_BANDWIDTH, 261837d542aSEvan Quan UCLK_DPM_MODE_LATENCY, 262837d542aSEvan Quan } UCLK_DPM_MODE_e; 263837d542aSEvan Quan 264837d542aSEvan Quan typedef struct { 265837d542aSEvan Quan uint8_t StartupLevel; 266837d542aSEvan Quan uint8_t NumDiscreteLevels; // Set to 2 (Fmin, Fmax) when using fine grained DPM, otherwise set to # discrete levels used 267837d542aSEvan Quan uint16_t SsFmin; // Fmin for SS curve. If SS curve is selected, will use V@SSFmin for F <= Fmin 268837d542aSEvan Quan LinearInt_t ConversionToAvfsClk; // Transfer function to AVFS Clock (GHz->GHz) 269837d542aSEvan Quan QuadraticInt_t SsCurve; // Slow-slow curve (GHz->V) 270837d542aSEvan Quan } DpmDescriptor_t; 271837d542aSEvan Quan 272f989fa29SJonathan Gray #pragma pack(push, 1) 273837d542aSEvan Quan typedef struct { 274837d542aSEvan Quan uint32_t Version; 275837d542aSEvan Quan 276837d542aSEvan Quan // SECTION: Feature Enablement 277837d542aSEvan Quan uint32_t FeaturesToRun[2]; 278837d542aSEvan Quan 279837d542aSEvan Quan // SECTION: Infrastructure Limits 280837d542aSEvan Quan uint16_t PptLimit; // Watts 281837d542aSEvan Quan uint16_t TdcLimitGfx; // Amps 282837d542aSEvan Quan uint16_t TdcLimitSoc; // Amps 283837d542aSEvan Quan uint16_t TdcLimitHbm; // Amps 284837d542aSEvan Quan uint16_t ThotspotLimit; // Celcius 285837d542aSEvan Quan uint16_t TmemLimit; // Celcius 286837d542aSEvan Quan uint16_t Tvr_gfxLimit; // Celcius 287837d542aSEvan Quan uint16_t Tvr_memLimit; // Celcius 288837d542aSEvan Quan uint16_t Tvr_socLimit; // Celcius 289837d542aSEvan Quan uint16_t PaddingLimit; 290837d542aSEvan Quan 291837d542aSEvan Quan // SECTION: Voltage Control Parameters 292837d542aSEvan Quan uint16_t MaxVoltageGfx; // In mV(Q2) Maximum Voltage allowable of VDD_GFX 293837d542aSEvan Quan uint16_t MaxVoltageSoc; // In mV(Q2) Maximum Voltage allowable of VDD_SOC 294837d542aSEvan Quan 295837d542aSEvan Quan //SECTION: DPM Config 1 296837d542aSEvan Quan DpmDescriptor_t DpmDescriptor[PPCLK_COUNT]; 297837d542aSEvan Quan 298837d542aSEvan Quan uint8_t DidTableVclk[NUM_VCLK_DPM_LEVELS]; //PPCLK_VCLK 299837d542aSEvan Quan uint8_t DidTableDclk[NUM_DCLK_DPM_LEVELS]; //PPCLK_DCLK 300837d542aSEvan Quan uint8_t DidTableSocclk[NUM_SOCCLK_DPM_LEVELS]; //PPCLK_SOCCLK 301837d542aSEvan Quan uint8_t DidTableLclk[NUM_LCLK_DPM_LEVELS]; //PPCLK_LCLK 302837d542aSEvan Quan uint32_t FidTableFclk[NUM_FCLK_DPM_LEVELS]; //PPCLK_FCLK 303837d542aSEvan Quan uint8_t DidTableFclk[NUM_FCLK_DPM_LEVELS]; //PPCLK_FCLK 304837d542aSEvan Quan uint32_t FidTableUclk[NUM_UCLK_DPM_LEVELS]; //PPCLK_UCLK 305837d542aSEvan Quan uint8_t DidTableUclk[NUM_UCLK_DPM_LEVELS]; //PPCLK_UCLK 306837d542aSEvan Quan 307837d542aSEvan Quan uint32_t StartupFidPll0; //GFXAVFSCLK, SOCCLK, MP0CLK, MPIOCLK, DXIOCLK 308837d542aSEvan Quan uint32_t StartupFidPll4; //VCLK, DCLK, WAFLCLK 309837d542aSEvan Quan uint32_t StartupFidPll5; //SMNCLK, MP1CLK, LCLK 310837d542aSEvan Quan 311837d542aSEvan Quan uint8_t StartupSmnclkDid; 312837d542aSEvan Quan uint8_t StartupMp0clkDid; 313837d542aSEvan Quan uint8_t StartupMp1clkDid; 314837d542aSEvan Quan uint8_t StartupWaflclkDid; 315837d542aSEvan Quan uint8_t StartupGfxavfsclkDid; 316837d542aSEvan Quan uint8_t StartupMpioclkDid; 317837d542aSEvan Quan uint8_t StartupDxioclkDid; 318837d542aSEvan Quan uint8_t spare123; 319837d542aSEvan Quan 320837d542aSEvan Quan uint8_t StartupVidGpu0Svi0Plane0; //VDDCR_GFX0 321837d542aSEvan Quan uint8_t StartupVidGpu0Svi0Plane1; //VDDCR_SOC 322837d542aSEvan Quan uint8_t StartupVidGpu0Svi1Plane0; //VDDCR_HBM 323837d542aSEvan Quan uint8_t StartupVidGpu0Svi1Plane1; //UNUSED [0 = plane is not used and should not be programmed] 324837d542aSEvan Quan 325837d542aSEvan Quan uint8_t StartupVidGpu1Svi0Plane0; //VDDCR_GFX1 326837d542aSEvan Quan uint8_t StartupVidGpu1Svi0Plane1; //UNUSED [0 = plane is not used and should not be programmed] 327837d542aSEvan Quan uint8_t StartupVidGpu1Svi1Plane0; //UNUSED [0 = plane is not used and should not be programmed] 328837d542aSEvan Quan uint8_t StartupVidGpu1Svi1Plane1; //UNUSED [0 = plane is not used and should not be programmed] 329837d542aSEvan Quan 330837d542aSEvan Quan // GFXCLK DPM 331837d542aSEvan Quan uint16_t GfxclkFmax; // In MHz 332837d542aSEvan Quan uint16_t GfxclkFmin; // In MHz 333837d542aSEvan Quan uint16_t GfxclkFidle; // In MHz 334837d542aSEvan Quan uint16_t GfxclkFinit; // In MHz 335837d542aSEvan Quan uint8_t GfxclkSource; // GfxclkSrc_e [0 = PLL, 1 = DFLL] 336837d542aSEvan Quan uint8_t spare1[2]; 337837d542aSEvan Quan uint8_t StartupGfxclkDid; 338837d542aSEvan Quan uint32_t StartupGfxclkFid; 339837d542aSEvan Quan 340837d542aSEvan Quan // SECTION: AVFS 341837d542aSEvan Quan uint16_t GFX_Guardband_Freq[8]; // MHz [unsigned] 342837d542aSEvan Quan int16_t GFX_Guardband_Voltage_Cold[8]; // mV [signed] 343837d542aSEvan Quan int16_t GFX_Guardband_Voltage_Mid[8]; // mV [signed] 344837d542aSEvan Quan int16_t GFX_Guardband_Voltage_Hot[8]; // mV [signed] 345837d542aSEvan Quan 346837d542aSEvan Quan uint16_t SOC_Guardband_Freq[8]; // MHz [unsigned] 347837d542aSEvan Quan int16_t SOC_Guardband_Voltage_Cold[8]; // mV [signed] 348837d542aSEvan Quan int16_t SOC_Guardband_Voltage_Mid[8]; // mV [signed] 349837d542aSEvan Quan int16_t SOC_Guardband_Voltage_Hot[8]; // mV [signed] 350837d542aSEvan Quan 351837d542aSEvan Quan // VDDCR_GFX BTC 352837d542aSEvan Quan uint16_t DcBtcEnabled; 353837d542aSEvan Quan int16_t DcBtcMin; // mV [signed] 354837d542aSEvan Quan int16_t DcBtcMax; // mV [signed] 355837d542aSEvan Quan int16_t DcBtcGb; // mV [signed] 356837d542aSEvan Quan 357837d542aSEvan Quan // SECTION: XGMI 358837d542aSEvan Quan uint8_t XgmiLinkSpeed[NUM_XGMI_DPM_LEVELS]; //Gbps [EX: 32 = 32Gbps] 359837d542aSEvan Quan uint8_t XgmiLinkWidth[NUM_XGMI_DPM_LEVELS]; //Width [EX: 16 = x16] 360837d542aSEvan Quan uint8_t XgmiStartupLevel; 361837d542aSEvan Quan uint8_t spare12[3]; 362837d542aSEvan Quan 363837d542aSEvan Quan // GFX Vmin 364837d542aSEvan Quan uint16_t GFX_PPVmin_Enabled; 365837d542aSEvan Quan uint16_t GFX_Vmin_Plat_Offset_Hot; // mV 366837d542aSEvan Quan uint16_t GFX_Vmin_Plat_Offset_Cold; // mV 367837d542aSEvan Quan uint16_t GFX_Vmin_Hot_T0; // mV 368837d542aSEvan Quan uint16_t GFX_Vmin_Cold_T0; // mV 369837d542aSEvan Quan uint16_t GFX_Vmin_Hot_Eol; // mV 370837d542aSEvan Quan uint16_t GFX_Vmin_Cold_Eol; // mV 371837d542aSEvan Quan uint16_t GFX_Vmin_Aging_Offset; // mV 372837d542aSEvan Quan uint16_t GFX_Vmin_Temperature_Hot; // 'C 373837d542aSEvan Quan uint16_t GFX_Vmin_Temperature_Cold; // 'C 374837d542aSEvan Quan 375837d542aSEvan Quan // SOC Vmin 376837d542aSEvan Quan uint16_t SOC_PPVmin_Enabled; 377837d542aSEvan Quan uint16_t SOC_Vmin_Plat_Offset_Hot; // mV 378837d542aSEvan Quan uint16_t SOC_Vmin_Plat_Offset_Cold; // mV 379837d542aSEvan Quan uint16_t SOC_Vmin_Hot_T0; // mV 380837d542aSEvan Quan uint16_t SOC_Vmin_Cold_T0; // mV 381837d542aSEvan Quan uint16_t SOC_Vmin_Hot_Eol; // mV 382837d542aSEvan Quan uint16_t SOC_Vmin_Cold_Eol; // mV 383837d542aSEvan Quan uint16_t SOC_Vmin_Aging_Offset; // mV 384837d542aSEvan Quan uint16_t SOC_Vmin_Temperature_Hot; // 'C 385837d542aSEvan Quan uint16_t SOC_Vmin_Temperature_Cold; // 'C 386837d542aSEvan Quan 387837d542aSEvan Quan // APCC Settings 388837d542aSEvan Quan uint32_t ApccPlusResidencyLimit; //PCC residency % (0-100) 389837d542aSEvan Quan 390837d542aSEvan Quan // Determinism 391837d542aSEvan Quan uint16_t DeterminismVoltageOffset; //mV 392837d542aSEvan Quan uint16_t spare22; 393837d542aSEvan Quan 394837d542aSEvan Quan // reserved 395837d542aSEvan Quan uint32_t spare3[14]; 396837d542aSEvan Quan 397837d542aSEvan Quan // SECTION: BOARD PARAMETERS 398837d542aSEvan Quan // Telemetry Settings 399837d542aSEvan Quan uint16_t GfxMaxCurrent; // in Amps 400837d542aSEvan Quan int8_t GfxOffset; // in Amps 401837d542aSEvan Quan uint8_t Padding_TelemetryGfx; 402837d542aSEvan Quan 403837d542aSEvan Quan uint16_t SocMaxCurrent; // in Amps 404837d542aSEvan Quan int8_t SocOffset; // in Amps 405837d542aSEvan Quan uint8_t Padding_TelemetrySoc; 406837d542aSEvan Quan 407837d542aSEvan Quan uint16_t MemMaxCurrent; // in Amps 408837d542aSEvan Quan int8_t MemOffset; // in Amps 409837d542aSEvan Quan uint8_t Padding_TelemetryMem; 410837d542aSEvan Quan 411837d542aSEvan Quan uint16_t BoardMaxCurrent; // in Amps 412837d542aSEvan Quan int8_t BoardOffset; // in Amps 413837d542aSEvan Quan uint8_t Padding_TelemetryBoardInput; 414837d542aSEvan Quan 415837d542aSEvan Quan // Platform input telemetry voltage coefficient 416837d542aSEvan Quan uint32_t BoardVoltageCoeffA; // decode by /1000 417837d542aSEvan Quan uint32_t BoardVoltageCoeffB; // decode by /1000 418837d542aSEvan Quan 419837d542aSEvan Quan // GPIO Settings 420837d542aSEvan Quan uint8_t VR0HotGpio; // GPIO pin configured for VR0 HOT event 421837d542aSEvan Quan uint8_t VR0HotPolarity; // GPIO polarity for VR0 HOT event 422837d542aSEvan Quan uint8_t VR1HotGpio; // GPIO pin configured for VR1 HOT event 423837d542aSEvan Quan uint8_t VR1HotPolarity; // GPIO polarity for VR1 HOT event 424837d542aSEvan Quan 425837d542aSEvan Quan // UCLK Spread Spectrum 426837d542aSEvan Quan uint8_t UclkSpreadEnabled; // on or off 427837d542aSEvan Quan uint8_t UclkSpreadPercent; // Q4.4 428837d542aSEvan Quan uint16_t UclkSpreadFreq; // kHz 429837d542aSEvan Quan 430837d542aSEvan Quan // FCLK Spread Spectrum 431837d542aSEvan Quan uint8_t FclkSpreadEnabled; // on or off 432837d542aSEvan Quan uint8_t FclkSpreadPercent; // Q4.4 433837d542aSEvan Quan uint16_t FclkSpreadFreq; // kHz 434837d542aSEvan Quan 435837d542aSEvan Quan // I2C Controller Structure 436837d542aSEvan Quan I2cControllerConfig_t I2cControllers[NUM_I2C_CONTROLLERS]; 437837d542aSEvan Quan 438837d542aSEvan Quan // GPIO pins for I2C communications with 2nd controller for Input Telemetry Sequence 439837d542aSEvan Quan uint8_t GpioI2cScl; // Serial Clock 440837d542aSEvan Quan uint8_t GpioI2cSda; // Serial Data 441837d542aSEvan Quan uint16_t spare5; 442837d542aSEvan Quan 443837d542aSEvan Quan uint16_t XgmiMaxCurrent; // in Amps 444837d542aSEvan Quan int8_t XgmiOffset; // in Amps 445837d542aSEvan Quan uint8_t Padding_TelemetryXgmi; 446837d542aSEvan Quan 447837d542aSEvan Quan uint16_t EdcPowerLimit; 448837d542aSEvan Quan uint16_t spare6; 449837d542aSEvan Quan 450837d542aSEvan Quan //reserved 451837d542aSEvan Quan uint32_t reserved[14]; 452837d542aSEvan Quan 453837d542aSEvan Quan } PPTable_t; 454f989fa29SJonathan Gray #pragma pack(pop) 455837d542aSEvan Quan 456837d542aSEvan Quan typedef struct { 457837d542aSEvan Quan // Time constant parameters for clock averages in ms 458837d542aSEvan Quan uint16_t GfxclkAverageLpfTau; 459837d542aSEvan Quan uint16_t SocclkAverageLpfTau; 460837d542aSEvan Quan uint16_t UclkAverageLpfTau; 461837d542aSEvan Quan uint16_t GfxActivityLpfTau; 462837d542aSEvan Quan uint16_t UclkActivityLpfTau; 463837d542aSEvan Quan 464837d542aSEvan Quan uint16_t SocketPowerLpfTau; 465837d542aSEvan Quan 466837d542aSEvan Quan uint32_t Spare[8]; 467837d542aSEvan Quan // Padding - ignore 468837d542aSEvan Quan uint32_t MmHubPadding[8]; // SMU internal use 469837d542aSEvan Quan } DriverSmuConfig_t; 470837d542aSEvan Quan 471837d542aSEvan Quan typedef struct { 472837d542aSEvan Quan uint16_t CurrClock[PPCLK_COUNT]; 473837d542aSEvan Quan uint16_t Padding1 ; 474837d542aSEvan Quan uint16_t AverageGfxclkFrequency; 475837d542aSEvan Quan uint16_t AverageSocclkFrequency; 476837d542aSEvan Quan uint16_t AverageUclkFrequency ; 477837d542aSEvan Quan uint16_t AverageGfxActivity ; 478837d542aSEvan Quan uint16_t AverageUclkActivity ; 479837d542aSEvan Quan uint8_t CurrSocVoltageOffset ; 480837d542aSEvan Quan uint8_t CurrGfxVoltageOffset ; 481837d542aSEvan Quan uint8_t CurrMemVidOffset ; 482837d542aSEvan Quan uint8_t Padding8 ; 483837d542aSEvan Quan uint16_t AverageSocketPower ; 484837d542aSEvan Quan uint16_t TemperatureEdge ; 485837d542aSEvan Quan uint16_t TemperatureHotspot ; 486837d542aSEvan Quan uint16_t TemperatureHBM ; // Max 487837d542aSEvan Quan uint16_t TemperatureVrGfx ; 488837d542aSEvan Quan uint16_t TemperatureVrSoc ; 489837d542aSEvan Quan uint16_t TemperatureVrMem ; 490837d542aSEvan Quan uint32_t ThrottlerStatus ; 491837d542aSEvan Quan 492837d542aSEvan Quan uint32_t PublicSerialNumLower32; 493837d542aSEvan Quan uint32_t PublicSerialNumUpper32; 494837d542aSEvan Quan uint16_t TemperatureAllHBM[4] ; 495837d542aSEvan Quan uint32_t GfxBusyAcc ; 496837d542aSEvan Quan uint32_t DramBusyAcc ; 497837d542aSEvan Quan uint32_t EnergyAcc64bitLow ; //15.259uJ resolution 498837d542aSEvan Quan uint32_t EnergyAcc64bitHigh ; 499837d542aSEvan Quan uint32_t TimeStampLow ; //10ns resolution 500837d542aSEvan Quan uint32_t TimeStampHigh ; 501837d542aSEvan Quan 502837d542aSEvan Quan // Padding - ignore 503837d542aSEvan Quan uint32_t MmHubPadding[8]; // SMU internal use 504837d542aSEvan Quan } SmuMetrics_t; 505837d542aSEvan Quan 506837d542aSEvan Quan 507837d542aSEvan Quan typedef struct { 508837d542aSEvan Quan uint16_t avgPsmCount[76]; 509837d542aSEvan Quan uint16_t minPsmCount[76]; 510837d542aSEvan Quan float avgPsmVoltage[76]; 511837d542aSEvan Quan float minPsmVoltage[76]; 512837d542aSEvan Quan 513837d542aSEvan Quan uint32_t MmHubPadding[8]; // SMU internal use 514837d542aSEvan Quan } AvfsDebugTable_t; 515837d542aSEvan Quan 516837d542aSEvan Quan typedef struct { 517837d542aSEvan Quan uint64_t mca_umc_status; 518837d542aSEvan Quan uint64_t mca_umc_addr; 519837d542aSEvan Quan uint16_t ce_count_lo_chip; 520837d542aSEvan Quan uint16_t ce_count_hi_chip; 521837d542aSEvan Quan 522837d542aSEvan Quan uint32_t eccPadding; 523837d542aSEvan Quan } EccInfo_t; 524837d542aSEvan Quan 525837d542aSEvan Quan typedef struct { 5262f6247daSStanley.Yang uint64_t mca_umc_status; 5272f6247daSStanley.Yang uint64_t mca_umc_addr; 5282f6247daSStanley.Yang 5292f6247daSStanley.Yang uint16_t ce_count_lo_chip; 5302f6247daSStanley.Yang uint16_t ce_count_hi_chip; 5312f6247daSStanley.Yang 5322f6247daSStanley.Yang uint32_t eccPadding; 5336626c5a4SStanley.Yang 5346626c5a4SStanley.Yang uint64_t mca_ceumc_addr; 5352f6247daSStanley.Yang } EccInfo_V2_t; 5362f6247daSStanley.Yang 5372f6247daSStanley.Yang typedef struct { 5382f6247daSStanley.Yang union { 539837d542aSEvan Quan EccInfo_t EccInfo[ALDEBARAN_UMC_CHANNEL_NUM]; 5402f6247daSStanley.Yang EccInfo_V2_t EccInfo_V2[ALDEBARAN_UMC_CHANNEL_NUM]; 5412f6247daSStanley.Yang }; 542837d542aSEvan Quan } EccInfoTable_t; 543837d542aSEvan Quan 544837d542aSEvan Quan // These defines are used with the following messages: 545837d542aSEvan Quan // SMC_MSG_TransferTableDram2Smu 546837d542aSEvan Quan // SMC_MSG_TransferTableSmu2Dram 547837d542aSEvan Quan #define TABLE_PPTABLE 0 548837d542aSEvan Quan #define TABLE_AVFS_PSM_DEBUG 1 549837d542aSEvan Quan #define TABLE_AVFS_FUSE_OVERRIDE 2 550837d542aSEvan Quan #define TABLE_PMSTATUSLOG 3 551837d542aSEvan Quan #define TABLE_SMU_METRICS 4 552837d542aSEvan Quan #define TABLE_DRIVER_SMU_CONFIG 5 553837d542aSEvan Quan #define TABLE_I2C_COMMANDS 6 554837d542aSEvan Quan #define TABLE_ECCINFO 7 555837d542aSEvan Quan #define TABLE_COUNT 8 556837d542aSEvan Quan 557837d542aSEvan Quan #endif 558