Home
last modified time | relevance | path

Searched refs:CLK_TOP_SPI (Results 1 – 22 of 22) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h76 #define CLK_TOP_SPI 63 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dmt7629-clk.h73 #define CLK_TOP_SPI 63 macro
H A Dmediatek,mt7981-clk.h58 #define CLK_TOP_SPI 45 macro
H A Dmt8516-clk.h100 #define CLK_TOP_SPI 68 macro
H A Dmt6765-clk.h94 #define CLK_TOP_SPI 59 macro
H A Dmt8186-clk.h30 #define CLK_TOP_SPI 11 macro
H A Dmt6779-clk.h17 #define CLK_TOP_SPI 7 macro
H A Dmediatek,mt8188-clk.h36 #define CLK_TOP_SPI 25 macro
H A Dmt8195-clk.h39 #define CLK_TOP_SPI 27 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7981-topckgen.c68 FACTOR(CLK_TOP_SPI, "spi", "spi_sel", 1, 1),
H A Dclk-mt8186-topckgen.c531 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt8516.c571 GATE_TOP1(CLK_TOP_SPI, "spi", "spi_sel", 23),
H A Dclk-mt8167.c780 GATE_TOP1(CLK_TOP_SPI, "spi", "spi_sel", 23),
H A Dclk-mt7629.c416 FACTOR(CLK_TOP_SPI, "spi", "spi0_sel", 1, 1),
H A Dclk-mt8188-topckgen.c1016 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt8195-topckgen.c928 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt6765.c142 FACTOR(CLK_TOP_SPI, "spi_ck", "spi_sel", 1, 1),
H A Dclk-mt6779.c686 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "spi_sel", spi_parents,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c139 FACTOR1(CLK_TOP_SPI, CLK_TOP_SPI0_SEL, 1, 1),
487 GATE_PERI0(CLK_PERI_SPI0_PD, CLK_TOP_SPI, 28),
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8186.dtsi1358 <&topckgen CLK_TOP_SPI>,
1382 <&topckgen CLK_TOP_SPI>,
1395 <&topckgen CLK_TOP_SPI>,
1408 <&topckgen CLK_TOP_SPI>,
1421 <&topckgen CLK_TOP_SPI>,
1434 <&topckgen CLK_TOP_SPI>,
H A Dmt8195.dtsi1114 <&topckgen CLK_TOP_SPI>,
1162 <&topckgen CLK_TOP_SPI>,
1176 <&topckgen CLK_TOP_SPI>,
1190 <&topckgen CLK_TOP_SPI>,
1204 <&topckgen CLK_TOP_SPI>,
1218 <&topckgen CLK_TOP_SPI>,
H A Dmt8516.dtsi395 <&topckgen CLK_TOP_SPI>;