Home
last modified time | relevance | path

Searched refs:CLKID_UART0 (Results 1 – 21 of 21) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Daxg-clkc.h33 #define CLKID_UART0 24 macro
H A Dgxbb-clkc.h32 #define CLKID_UART0 26 macro
/openbmc/linux/include/dt-bindings/clock/
H A Daxg-clkc.h35 #define CLKID_UART0 24 macro
H A Dgxbb-clkc.h34 #define CLKID_UART0 26 macro
H A Dmeson8b-clkc.h33 #define CLKID_UART0 26 macro
H A Dg12a-clkc.h39 #define CLKID_UART0 28 macro
/openbmc/u-boot/drivers/clk/
H A Dclk_meson_axg.c31 MESON_GATE(CLKID_UART0, HHI_GCLK_MPEG0, 13),
H A Dclk_meson.c96 MESON_GATE(CLKID_UART0, HHI_GCLK_MPEG0, 13),
/openbmc/u-boot/arch/arm/dts/
H A Dmeson-gxbb.dtsi749 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
H A Dmeson-gxl.dtsi750 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
H A Dmeson-axg.dtsi1515 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
/openbmc/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxbb.dtsi832 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
H A Dmeson-gxl.dtsi902 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
H A Dmeson-axg.dtsi1874 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
H A Dmeson-g12-common.dtsi2322 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
/openbmc/linux/arch/arm/boot/dts/amlogic/
H A Dmeson8.dtsi766 clocks = <&xtal>, <&clkc CLKID_UART0>, <&clkc CLKID_CLK81>;
H A Dmeson8b.dtsi737 clocks = <&xtal>, <&clkc CLKID_UART0>, <&clkc CLKID_CLK81>;
/openbmc/linux/drivers/clk/meson/
H A Dmeson8b.c2802 [CLKID_UART0] = &meson8b_uart0.hw,
3006 [CLKID_UART0] = &meson8b_uart0.hw,
3221 [CLKID_UART0] = &meson8b_uart0.hw,
H A Dgxbb.c2759 [CLKID_UART0] = &gxbb_uart0.hw,
2967 [CLKID_UART0] = &gxbb_uart0.hw,
H A Dg12a.c4279 [CLKID_UART0] = &g12a_uart0.hw,
4504 [CLKID_UART0] = &g12a_uart0.hw,
4764 [CLKID_UART0] = &g12a_uart0.hw,
H A Daxg.c1920 [CLKID_UART0] = &axg_uart0.hw,