Home
last modified time | relevance | path

Searched refs:mmu (Results 101 – 125 of 387) sorted by relevance

12345678910>>...16

/openbmc/linux/drivers/gpu/drm/msm/adreno/
H A Da2xx_gpu.c116 msm_gpummu_params(gpu->aspace->mmu, &pt_base, &tran_error); in a2xx_hw_init()
472 struct msm_mmu *mmu = msm_gpummu_new(&pdev->dev, gpu); in a2xx_create_address_space() local
475 aspace = msm_gem_address_space_create(mmu, "gpu", SZ_16M, in a2xx_create_address_space()
478 if (IS_ERR(aspace) && !IS_ERR(mmu)) in a2xx_create_address_space()
479 mmu->funcs->destroy(mmu); in a2xx_create_address_space()
H A Dadreno_gpu.c207 struct msm_mmu *mmu; in adreno_iommu_create_address_space() local
211 mmu = msm_iommu_gpu_new(&pdev->dev, gpu, quirks); in adreno_iommu_create_address_space()
212 if (IS_ERR_OR_NULL(mmu)) in adreno_iommu_create_address_space()
213 return ERR_CAST(mmu); in adreno_iommu_create_address_space()
215 geometry = msm_iommu_get_geometry(mmu); in adreno_iommu_create_address_space()
227 aspace = msm_gem_address_space_create(mmu, "gpu", in adreno_iommu_create_address_space()
230 if (IS_ERR(aspace) && !IS_ERR(mmu)) in adreno_iommu_create_address_space()
231 mmu->funcs->destroy(mmu); in adreno_iommu_create_address_space()
265 gpu->aspace->mmu->funcs->resume_translation(gpu->aspace->mmu); in adreno_fault_handler()
/openbmc/linux/Documentation/virt/kvm/x86/
H A Dmmu.rst4 The x86 kvm shadow mmu
7 The mmu (in arch/x86/kvm, files mmu.[ch] and paging_tmpl.h) is responsible
8 for presenting a standard x86 mmu to the guest, while translating guest
11 The mmu code attempts to satisfy the following requirements:
15 on an emulated mmu except for timing (we attempt to comply
22 minimize the performance penalty imposed by the mmu
62 The mmu supports first-generation mmu hardware, which allows an atomic switch
72 The primary job of the mmu is to program the processor's mmu to translate
125 A nonleaf spte allows the hardware mmu to reach the leaf pages and
366 - set up mmu context for new paging mode
[all …]
H A Dindex.rst14 mmu
/openbmc/linux/drivers/gpu/drm/nouveau/
H A Dnouveau_drv.h93 struct nvif_mmu mmu; member
316 struct nvif_mmu *mmu = &drm->client.mmu; in nouveau_drm_use_coherent_gpu_mapping() local
317 return !(mmu->type[drm->ttm.type_host[0]].type & NVIF_MEM_UNCACHED); in nouveau_drm_use_coherent_gpu_mapping()
/openbmc/linux/mm/
H A DMakefile38 mmu-y := nommu.o
39 mmu-$(CONFIG_MMU) := highmem.o memory.o mincore.o \
46 mmu-$(CONFIG_MMU) += process_vm_access.o
56 debug.o gup.o mmap_lock.o $(mmu-y)
/openbmc/linux/arch/powerpc/boot/dts/
H A Dmicrowatt.dts42 mmu-radix {
101 ibm,mmu-lpid-bits = <12>;
102 ibm,mmu-pid-bits = <20>;
/openbmc/linux/drivers/memory/
H A Dmtk-smi.c158 u32 *mmu; member
172 larb->mmu = &larb_mmu[i].mmu; in mtk_smi_larb_bind()
204 if (*larb->mmu & BIT(i)) { in mtk_smi_larb_config_port_gen1()
227 writel(*larb->mmu, larb->base + MT8167_SMI_LARB_MMU_EN); in mtk_smi_larb_config_port_mt8167()
235 writel(*larb->mmu, larb->base + MT8173_SMI_LARB_MMU_EN); in mtk_smi_larb_config_port_mt8173()
270 larb->larbid, *larb->mmu, 0, 0, 0, 0, &res); in mtk_smi_larb_config_port_gen2_general()
277 for_each_set_bit(i, (unsigned long *)larb->mmu, 32) { in mtk_smi_larb_config_port_gen2_general()
/openbmc/linux/arch/arm/lib/
H A DMakefile19 mmu-y := clear_user.o copy_page.o getuser.o putuser.o \
31 lib-$(CONFIG_MMU) += $(mmu-y)
/openbmc/linux/drivers/staging/media/atomisp/pci/hmm/
H A Dhmm_bo.c342 ret = isp_mmu_init(&bdev->mmu, mmu_driver); in hmm_bo_device_init()
365 isp_mmu_exit(&bdev->mmu); in hmm_bo_device_init()
372 isp_mmu_exit(&bdev->mmu); in hmm_bo_device_init()
380 isp_mmu_exit(&bdev->mmu); in hmm_bo_device_init()
536 isp_mmu_exit(&bdev->mmu); in hmm_bo_device_exit()
793 isp_mmu_map(&bdev->mmu, virt, in hmm_bo_bind()
812 isp_mmu_flush_tlb_range(&bdev->mmu, bo->start, in hmm_bo_bind()
825 isp_mmu_unmap(&bdev->mmu, virt, 1); in hmm_bo_bind()
868 isp_mmu_unmap(&bdev->mmu, virt, 1); in hmm_bo_unbind()
876 isp_mmu_flush_tlb_range(&bdev->mmu, bo->start, in hmm_bo_unbind()
/openbmc/linux/arch/x86/kvm/mmu/
H A Dmmu_internal.h292 .is_tdp = likely(vcpu->arch.mmu->page_fault == kvm_tdp_page_fault), in kvm_mmu_do_page_fault()
302 if (vcpu->arch.mmu->root_role.direct) { in kvm_mmu_do_page_fault()
318 r = vcpu->arch.mmu->page_fault(vcpu, &fault); in kvm_mmu_do_page_fault()
H A Dtdp_mmu.c222 union kvm_mmu_page_role role = vcpu->arch.mmu->root_role; in kvm_tdp_mmu_get_vcpu_root_hpa()
1043 struct kvm_mmu *mmu = vcpu->arch.mmu; in kvm_tdp_mmu_map() local
1055 tdp_mmu_for_each_pte(iter, mmu, fault->gfn, fault->gfn + 1) { in kvm_tdp_mmu_map()
1779 struct kvm_mmu *mmu = vcpu->arch.mmu; in kvm_tdp_mmu_get_walk() local
1783 *root_level = vcpu->arch.mmu->root_role.level; in kvm_tdp_mmu_get_walk()
1785 tdp_mmu_for_each_pte(iter, mmu, gfn, gfn + 1) { in kvm_tdp_mmu_get_walk()
1808 struct kvm_mmu *mmu = vcpu->arch.mmu; in kvm_tdp_mmu_fast_pf_get_last_sptep() local
1812 tdp_mmu_for_each_pte(iter, mmu, gfn, gfn + 1) { in kvm_tdp_mmu_fast_pf_get_last_sptep()
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/dma/
H A Dusernv04.c53 device->mmu->vmm->pd->pt[0]->memory; in nv04_dmaobj_bind()
98 if (device->mmu->func == &nv04_mmu) in nv04_dmaobj_new()
/openbmc/linux/drivers/gpu/drm/etnaviv/
H A Detnaviv_drv.h33 struct etnaviv_iommu_context *mmu; member
78 struct etnaviv_iommu_context *mmu,
/openbmc/u-boot/doc/device-tree-bindings/cpu/
H A Dnios2.txt24 - altr,has-mmu: Specifies CPU support MMU support.
53 altr,has-mmu = <1>;
/openbmc/linux/Documentation/arch/xtensa/
H A Dindex.rst12 mmu
/openbmc/linux/include/soc/mediatek/
H A Dsmi.h24 unsigned int mmu; member
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/device/
H A Dpci.c1690 if (pdev->device.mmu && !pdev->device.pci->agp.bridge) in nvkm_device_pci_new()
1691 bits = pdev->device.mmu->dma_bits; in nvkm_device_pci_new()
1698 pdev->device.mmu->dma_bits = 32; in nvkm_device_pci_new()
/openbmc/u-boot/arch/arm/mach-k3/
H A DMakefile7 obj-$(CONFIG_ARM64) += arm64-mmu.o
/openbmc/linux/drivers/staging/media/ipu3/
H A Dipu3.c365 imgu_mmu_resume(imgu->mmu); in imgu_powerup()
371 imgu_mmu_suspend(imgu->mmu); in imgu_powerdown()
685 imgu->mmu = imgu_mmu_init(&pci_dev->dev, imgu->base); in imgu_pci_probe()
686 if (IS_ERR(imgu->mmu)) { in imgu_pci_probe()
687 r = PTR_ERR(imgu->mmu); in imgu_pci_probe()
734 imgu_mmu_exit(imgu->mmu); in imgu_pci_probe()
755 imgu_mmu_exit(imgu->mmu); in imgu_pci_remove()
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
H A Dummu.h9 struct nvkm_mmu *mmu; member
H A Dvmm.c190 nvkm_mmu_ptc_put(vmm->mmu, vmm->bootstrapped, &pt); in nvkm_vmm_unref_pdes()
420 struct nvkm_mmu *mmu = vmm->mmu; in nvkm_vmm_ref_hwpt() local
428 pgt->pt[type] = nvkm_mmu_ptc_get(mmu, size, desc->align, zero); in nvkm_vmm_ref_hwpt()
1048 nvkm_mmu_ptc_dump(vmm->mmu); in nvkm_vmm_dtor()
1058 dma_free_coherent(vmm->mmu->subdev.device->dev, 16 * 1024, in nvkm_vmm_dtor()
1063 nvkm_mmu_ptc_put(vmm->mmu, true, &vmm->pd->pt[0]); in nvkm_vmm_dtor()
1095 vmm->mmu = mmu; in nvkm_vmm_ctor()
1097 vmm->debug = mmu->subdev.debug; in nvkm_vmm_ctor()
1134 vmm->pd->pt[0] = nvkm_mmu_ptc_get(mmu, size, desc->align, true); in nvkm_vmm_ctor()
1967 struct nvkm_mmu *mmu = device->mmu; in nvkm_vmm_new() local
[all …]
H A Dnv04.c32 .mmu = {{ -1, -1, NVIF_CLASS_MMU_NV04}},
/openbmc/linux/arch/um/kernel/skas/
H A DMakefile6 obj-y := clone.o mmu.o process.o syscall.o uaccess.o
/openbmc/u-boot/arch/arm/dts/
H A Ddra74x.dtsi61 mmu0_dsp2: mmu@41501000 {
71 mmu1_dsp2: mmu@41502000 {

12345678910>>...16