Home
last modified time | relevance | path

Searched refs:GCC_QUPV3_WRAP0_S5_CLK (Results 26 – 50 of 51) sorted by relevance

123

/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsc7180.dtsi1123 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1143 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1161 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsdm670.dtsi802 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsdm845.dtsi1563 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1585 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1604 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsc7280.dtsi1296 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1319 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1340 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsm8350.dtsi1118 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1134 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsm8150.dtsi1160 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1177 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsm8450.dtsi1341 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1361 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
H A Dsm8250.dtsi1446 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
1462 clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
/openbmc/linux/drivers/clk/qcom/
H A Dgcc-sm6350.c2411 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sc7180.c2302 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-qdu1000.c2514 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm7150.c2821 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sdx75.c2809 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-qcm2290.c2860 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm8450.c3083 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm8250.c3406 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm6115.c3367 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sc7280.c3262 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm8350.c3580 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm8150.c3590 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm6375.c3714 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sm6125.c4006 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sa8775p.c4494 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sc8180x.c4357 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
H A Dgcc-sc8280xp.c7178 [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,

123